target/linux/ramips/patches-3.10/0111-NET-MIPS-add-ralink-SoC-ethernet-driver.patch

   1 From ad11aedcc16574c0b3d3f5e40c67227d1846b94e Mon Sep 17 00:00:00 2001
   2 From: John Crispin <blogic@openwrt.org>
   3 Date: Mon, 22 Apr 2013 23:20:03 +0200
   4 Subject: [PATCH 16/33] NET: MIPS: add ralink SoC ethernet driver
   5
   6 Add support for Ralink FE and ESW.
   7
   8 Signed-off-by: John Crispin <blogic@openwrt.org>
   9 ---
  10  .../include/asm/mach-ralink/rt305x_esw_platform.h  |   27 +
  11  arch/mips/ralink/rt305x.c                          |    1 +
  12  drivers/net/ethernet/Kconfig                       |    1 +
  13  drivers/net/ethernet/Makefile                      |    1 +
  14  drivers/net/ethernet/ralink/Kconfig                |   31 +
  15  drivers/net/ethernet/ralink/Makefile               |   18 +
  16  drivers/net/ethernet/ralink/esw_rt3052.c           | 1463 ++++++++++++++++++++
  17  drivers/net/ethernet/ralink/esw_rt3052.h           |   32 +
  18  drivers/net/ethernet/ralink/gsw_mt7620a.c          | 1027 ++++++++++++++
  19  drivers/net/ethernet/ralink/gsw_mt7620a.h          |   29 +
  20  drivers/net/ethernet/ralink/mdio.c                 |  245 ++++
  21  drivers/net/ethernet/ralink/mdio.h                 |   29 +
  22  drivers/net/ethernet/ralink/mdio_rt2880.c          |  232 ++++
  23  drivers/net/ethernet/ralink/mdio_rt2880.h          |   26 +
  24  drivers/net/ethernet/ralink/ralink_soc_eth.c       |  735 ++++++++++
  25  drivers/net/ethernet/ralink/ralink_soc_eth.h       |  374 +++++
  26  drivers/net/ethernet/ralink/soc_mt7620.c           |  111 ++
  27  drivers/net/ethernet/ralink/soc_rt2880.c           |   51 +
  28  drivers/net/ethernet/ralink/soc_rt305x.c           |  113 ++
  29  drivers/net/ethernet/ralink/soc_rt3883.c           |   60 +
  30  20 files changed, 4606 insertions(+)
  31  create mode 100644 arch/mips/include/asm/mach-ralink/rt305x_esw_platform.h
  32  create mode 100644 drivers/net/ethernet/ralink/Kconfig
  33  create mode 100644 drivers/net/ethernet/ralink/Makefile
  34  create mode 100644 drivers/net/ethernet/ralink/esw_rt3052.c
  35  create mode 100644 drivers/net/ethernet/ralink/esw_rt3052.h
  36  create mode 100644 drivers/net/ethernet/ralink/gsw_mt7620a.c
  37  create mode 100644 drivers/net/ethernet/ralink/gsw_mt7620a.h
  38  create mode 100644 drivers/net/ethernet/ralink/mdio.c
  39  create mode 100644 drivers/net/ethernet/ralink/mdio.h
  40  create mode 100644 drivers/net/ethernet/ralink/mdio_rt2880.c
  41  create mode 100644 drivers/net/ethernet/ralink/mdio_rt2880.h
  42  create mode 100644 drivers/net/ethernet/ralink/ralink_soc_eth.c
  43  create mode 100644 drivers/net/ethernet/ralink/ralink_soc_eth.h
  44  create mode 100644 drivers/net/ethernet/ralink/soc_mt7620.c
  45  create mode 100644 drivers/net/ethernet/ralink/soc_rt2880.c
  46  create mode 100644 drivers/net/ethernet/ralink/soc_rt305x.c
  47  create mode 100644 drivers/net/ethernet/ralink/soc_rt3883.c
  48
  49 --- /dev/null
  50 +++ b/arch/mips/include/asm/mach-ralink/rt305x_esw_platform.h
  51 @@ -0,0 +1,27 @@
  52 +/*
  53 + *  Ralink RT305x SoC platform device registration
  54 + *
  55 + *  Copyright (C) 2010 Gabor Juhos <juhosg@openwrt.org>
  56 + *
  57 + *  This program is free software; you can redistribute it and/or modify it
  58 + *  under the terms of the GNU General Public License version 2 as published
  59 + *  by the Free Software Foundation.
  60 + */
  61 +
  62 +#ifndef _RT305X_ESW_PLATFORM_H
  63 +#define _RT305X_ESW_PLATFORM_H
  64 +
  65 +enum {
  66 +       RT305X_ESW_VLAN_CONFIG_NONE = 0,
  67 +       RT305X_ESW_VLAN_CONFIG_LLLLW,
  68 +       RT305X_ESW_VLAN_CONFIG_WLLLL,
  69 +};
  70 +
  71 +struct rt305x_esw_platform_data
  72 +{
  73 +       u8 vlan_config;
  74 +       u32 reg_initval_fct2;
  75 +       u32 reg_initval_fpa2;
  76 +};
  77 +
  78 +#endif /* _RT305X_ESW_PLATFORM_H */
  79 --- a/arch/mips/ralink/rt305x.c
  80 +++ b/arch/mips/ralink/rt305x.c
  81 @@ -221,6 +221,7 @@ void __init ralink_clk_init(void)
  82         }
  83
  84         ralink_clk_add("cpu", cpu_rate);
  85 +       ralink_clk_add("sys", sys_rate);
  86         ralink_clk_add("10000b00.spi", sys_rate);
  87         ralink_clk_add("10000100.timer", wdt_rate);
  88         ralink_clk_add("10000120.watchdog", wdt_rate);
  89 --- a/drivers/net/ethernet/Kconfig
  90 +++ b/drivers/net/ethernet/Kconfig
  91 @@ -135,6 +135,7 @@ config ETHOC
  92  source "drivers/net/ethernet/packetengines/Kconfig"
  93  source "drivers/net/ethernet/pasemi/Kconfig"
  94  source "drivers/net/ethernet/qlogic/Kconfig"
  95 +source "drivers/net/ethernet/ralink/Kconfig"
  96  source "drivers/net/ethernet/realtek/Kconfig"
  97  source "drivers/net/ethernet/renesas/Kconfig"
  98  source "drivers/net/ethernet/rdc/Kconfig"
  99 --- a/drivers/net/ethernet/Makefile
 100 +++ b/drivers/net/ethernet/Makefile
 101 @@ -53,6 +53,7 @@ obj-$(CONFIG_ETHOC) += ethoc.o
 102  obj-$(CONFIG_NET_PACKET_ENGINE) += packetengines/
 103  obj-$(CONFIG_NET_VENDOR_PASEMI) += pasemi/
 104  obj-$(CONFIG_NET_VENDOR_QLOGIC) += qlogic/
 105 +obj-$(CONFIG_NET_RALINK) += ralink/
 106  obj-$(CONFIG_NET_VENDOR_REALTEK) += realtek/
 107  obj-$(CONFIG_SH_ETH) += renesas/
 108  obj-$(CONFIG_NET_VENDOR_RDC) += rdc/
 109 --- /dev/null
 110 +++ b/drivers/net/ethernet/ralink/Kconfig
 111 @@ -0,0 +1,32 @@
 112 +config NET_RALINK
 113 +       tristate "Ralink RT288X/RT3X5X/RT3662/RT3883/MT7620 ethernet driver"
 114 +       depends on RALINK
 115 +       help
 116 +         This driver supports the ethernet mac inside the ralink wisocs
 117 +
 118 +if NET_RALINK
 119 +
 120 +config NET_RALINK_MDIO
 121 +       def_bool NET_RALINK
 122 +       depends on (SOC_RT288X || SOC_RT3883 || SOC_MT7620)
 123 +       select PHYLIB
 124 +
 125 +config NET_RALINK_MDIO_RT2880
 126 +       def_bool NET_RALINK
 127 +       depends on (SOC_RT288X || SOC_RT3883)
 128 +       select NET_RALINK_MDIO
 129 +
 130 +config NET_RALINK_ESW_RT3052
 131 +       def_bool NET_RALINK
 132 +       depends on SOC_RT305X
 133 +       select PHYLIB
 134 +       select SWCONFIG
 135 +
 136 +config NET_RALINK_GSW_MT7620
 137 +       def_bool NET_RALINK
 138 +       depends on SOC_MT7620
 139 +       select INET_LRO
 140 +       select NET_RALINK_MDIO
 141 +       select PHYLIB
 142 +       select SWCONFIG
 143 +endif
 144 --- /dev/null
 145 +++ b/drivers/net/ethernet/ralink/Makefile
 146 @@ -0,0 +1,18 @@
 147 +#
 148 +# Makefile for the Ralink SoCs built-in ethernet macs
 149 +#
 150 +
 151 +ralink-eth-y                                   += ralink_soc_eth.o
 152 +
 153 +ralink-eth-$(CONFIG_NET_RALINK_MDIO)           += mdio.o
 154 +ralink-eth-$(CONFIG_NET_RALINK_MDIO_RT2880)    += mdio_rt2880.o
 155 +
 156 +ralink-eth-$(CONFIG_NET_RALINK_ESW_RT3052)     += esw_rt3052.o
 157 +ralink-eth-$(CONFIG_NET_RALINK_GSW_MT7620)     += gsw_mt7620a.o mt7530.o
 158 +
 159 +ralink-eth-$(CONFIG_SOC_RT288X)                        += soc_rt2880.o
 160 +ralink-eth-$(CONFIG_SOC_RT305X)                        += soc_rt305x.o
 161 +ralink-eth-$(CONFIG_SOC_RT3883)                        += soc_rt3883.o
 162 +ralink-eth-$(CONFIG_SOC_MT7620)                        += soc_mt7620.o
 163 +
 164 +obj-$(CONFIG_NET_RALINK)                       += ralink-eth.o
 165 --- /dev/null
 166 +++ b/drivers/net/ethernet/ralink/esw_rt3052.c
 167 @@ -0,0 +1,1463 @@
 168 +/*
 169 + *   This program is free software; you can redistribute it and/or modify
 170 + *   it under the terms of the GNU General Public License as published by
 171 + *   the Free Software Foundation; version 2 of the License
 172 + *
 173 + *   This program is distributed in the hope that it will be useful,
 174 + *   but WITHOUT ANY WARRANTY; without even the implied warranty of
 175 + *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 176 + *   GNU General Public License for more details.
 177 + *
 178 + *   You should have received a copy of the GNU General Public License
 179 + *   along with this program; if not, write to the Free Software
 180 + *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
 181 + *
 182 + *   Copyright (C) 2009-2013 John Crispin <blogic@openwrt.org>
 183 + */
 184 +
 185 +#include <linux/module.h>
 186 +#include <linux/kernel.h>
 187 +#include <linux/types.h>
 188 +#include <linux/dma-mapping.h>
 189 +#include <linux/init.h>
 190 +#include <linux/skbuff.h>
 191 +#include <linux/etherdevice.h>
 192 +#include <linux/ethtool.h>
 193 +#include <linux/platform_device.h>
 194 +#include <linux/of_device.h>
 195 +#include <linux/clk.h>
 196 +#include <linux/of_net.h>
 197 +#include <linux/of_mdio.h>
 198 +
 199 +#include <asm/mach-ralink/ralink_regs.h>
 200 +
 201 +#include "ralink_soc_eth.h"
 202 +
 203 +#include <linux/ioport.h>
 204 +#include <linux/switch.h>
 205 +#include <linux/mii.h>
 206 +
 207 +#include <ralink_regs.h>
 208 +#include <asm/mach-ralink/rt305x.h>
 209 +#include <asm/mach-ralink/rt305x_esw_platform.h>
 210 +
 211 +/*
 212 + * HW limitations for this switch:
 213 + * - No large frame support (PKT_MAX_LEN at most 1536)
 214 + * - Can't have untagged vlan and tagged vlan on one port at the same time,
 215 + *   though this might be possible using the undocumented PPE.
 216 + */
 217 +
 218 +#define RT305X_ESW_REG_ISR             0x00
 219 +#define RT305X_ESW_REG_IMR             0x04
 220 +#define RT305X_ESW_REG_FCT0            0x08
 221 +#define RT305X_ESW_REG_PFC1            0x14
 222 +#define RT305X_ESW_REG_ATS             0x24
 223 +#define RT305X_ESW_REG_ATS0            0x28
 224 +#define RT305X_ESW_REG_ATS1            0x2c
 225 +#define RT305X_ESW_REG_ATS2            0x30
 226 +#define RT305X_ESW_REG_PVIDC(_n)       (0x40 + 4 * (_n))
 227 +#define RT305X_ESW_REG_VLANI(_n)       (0x50 + 4 * (_n))
 228 +#define RT305X_ESW_REG_VMSC(_n)                (0x70 + 4 * (_n))
 229 +#define RT305X_ESW_REG_POA             0x80
 230 +#define RT305X_ESW_REG_FPA             0x84
 231 +#define RT305X_ESW_REG_SOCPC           0x8c
 232 +#define RT305X_ESW_REG_POC0            0x90
 233 +#define RT305X_ESW_REG_POC1            0x94
 234 +#define RT305X_ESW_REG_POC2            0x98
 235 +#define RT305X_ESW_REG_SGC             0x9c
 236 +#define RT305X_ESW_REG_STRT            0xa0
 237 +#define RT305X_ESW_REG_PCR0            0xc0
 238 +#define RT305X_ESW_REG_PCR1            0xc4
 239 +#define RT305X_ESW_REG_FPA2            0xc8
 240 +#define RT305X_ESW_REG_FCT2            0xcc
 241 +#define RT305X_ESW_REG_SGC2            0xe4
 242 +#define RT305X_ESW_REG_P0LED           0xa4
 243 +#define RT305X_ESW_REG_P1LED           0xa8
 244 +#define RT305X_ESW_REG_P2LED           0xac
 245 +#define RT305X_ESW_REG_P3LED           0xb0
 246 +#define RT305X_ESW_REG_P4LED           0xb4
 247 +#define RT305X_ESW_REG_PXPC(_x)                (0xe8 + (4 * _x))
 248 +#define RT305X_ESW_REG_P1PC            0xec
 249 +#define RT305X_ESW_REG_P2PC            0xf0
 250 +#define RT305X_ESW_REG_P3PC            0xf4
 251 +#define RT305X_ESW_REG_P4PC            0xf8
 252 +#define RT305X_ESW_REG_P5PC            0xfc
 253 +
 254 +#define RT305X_ESW_LED_LINK            0
 255 +#define RT305X_ESW_LED_100M            1
 256 +#define RT305X_ESW_LED_DUPLEX          2
 257 +#define RT305X_ESW_LED_ACTIVITY                3
 258 +#define RT305X_ESW_LED_COLLISION       4
 259 +#define RT305X_ESW_LED_LINKACT         5
 260 +#define RT305X_ESW_LED_DUPLCOLL                6
 261 +#define RT305X_ESW_LED_10MACT          7
 262 +#define RT305X_ESW_LED_100MACT         8
 263 +/* Additional led states not in datasheet: */
 264 +#define RT305X_ESW_LED_BLINK           10
 265 +#define RT305X_ESW_LED_ON              12
 266 +
 267 +#define RT305X_ESW_LINK_S              25
 268 +#define RT305X_ESW_DUPLEX_S            9
 269 +#define RT305X_ESW_SPD_S               0
 270 +
 271 +#define RT305X_ESW_PCR0_WT_NWAY_DATA_S 16
 272 +#define RT305X_ESW_PCR0_WT_PHY_CMD     BIT(13)
 273 +#define RT305X_ESW_PCR0_CPU_PHY_REG_S  8
 274 +
 275 +#define RT305X_ESW_PCR1_WT_DONE                BIT(0)
 276 +
 277 +#define RT305X_ESW_ATS_TIMEOUT         (5 * HZ)
 278 +#define RT305X_ESW_PHY_TIMEOUT         (5 * HZ)
 279 +
 280 +#define RT305X_ESW_PVIDC_PVID_M                0xfff
 281 +#define RT305X_ESW_PVIDC_PVID_S                12
 282 +
 283 +#define RT305X_ESW_VLANI_VID_M         0xfff
 284 +#define RT305X_ESW_VLANI_VID_S         12
 285 +
 286 +#define RT305X_ESW_VMSC_MSC_M          0xff
 287 +#define RT305X_ESW_VMSC_MSC_S          8
 288 +
 289 +#define RT305X_ESW_SOCPC_DISUN2CPU_S   0
 290 +#define RT305X_ESW_SOCPC_DISMC2CPU_S   8
 291 +#define RT305X_ESW_SOCPC_DISBC2CPU_S   16
 292 +#define RT305X_ESW_SOCPC_CRC_PADDING   BIT(25)
 293 +
 294 +#define RT305X_ESW_POC0_EN_BP_S                0
 295 +#define RT305X_ESW_POC0_EN_FC_S                8
 296 +#define RT305X_ESW_POC0_DIS_RMC2CPU_S  16
 297 +#define RT305X_ESW_POC0_DIS_PORT_M     0x7f
 298 +#define RT305X_ESW_POC0_DIS_PORT_S     23
 299 +
 300 +#define RT305X_ESW_POC2_UNTAG_EN_M     0xff
 301 +#define RT305X_ESW_POC2_UNTAG_EN_S     0
 302 +#define RT305X_ESW_POC2_ENAGING_S      8
 303 +#define RT305X_ESW_POC2_DIS_UC_PAUSE_S 16
 304 +
 305 +#define RT305X_ESW_SGC2_DOUBLE_TAG_M   0x7f
 306 +#define RT305X_ESW_SGC2_DOUBLE_TAG_S   0
 307 +#define RT305X_ESW_SGC2_LAN_PMAP_M     0x3f
 308 +#define RT305X_ESW_SGC2_LAN_PMAP_S     24
 309 +
 310 +#define RT305X_ESW_PFC1_EN_VLAN_M      0xff
 311 +#define RT305X_ESW_PFC1_EN_VLAN_S      16
 312 +#define RT305X_ESW_PFC1_EN_TOS_S       24
 313 +
 314 +#define RT305X_ESW_VLAN_NONE           0xfff
 315 +
 316 +#define RT305X_ESW_GSC_BC_STROM_MASK   0x3
 317 +#define RT305X_ESW_GSC_BC_STROM_SHIFT  4
 318 +
 319 +#define RT305X_ESW_GSC_LED_FREQ_MASK   0x3
 320 +#define RT305X_ESW_GSC_LED_FREQ_SHIFT  23
 321 +
 322 +#define RT305X_ESW_POA_LINK_MASK       0x1f
 323 +#define RT305X_ESW_POA_LINK_SHIFT      25
 324 +
 325 +#define RT305X_ESW_PORT_ST_CHG         BIT(26)
 326 +#define RT305X_ESW_PORT0               0
 327 +#define RT305X_ESW_PORT1               1
 328 +#define RT305X_ESW_PORT2               2
 329 +#define RT305X_ESW_PORT3               3
 330 +#define RT305X_ESW_PORT4               4
 331 +#define RT305X_ESW_PORT5               5
 332 +#define RT305X_ESW_PORT6               6
 333 +
 334 +#define RT305X_ESW_PORTS_NONE          0
 335 +
 336 +#define RT305X_ESW_PMAP_LLLLLL         0x3f
 337 +#define RT305X_ESW_PMAP_LLLLWL         0x2f
 338 +#define RT305X_ESW_PMAP_WLLLLL         0x3e
 339 +
 340 +#define RT305X_ESW_PORTS_INTERNAL                                      \
 341 +               (BIT(RT305X_ESW_PORT0) | BIT(RT305X_ESW_PORT1) |        \
 342 +                BIT(RT305X_ESW_PORT2) | BIT(RT305X_ESW_PORT3) |        \
 343 +                BIT(RT305X_ESW_PORT4))
 344 +
 345 +#define RT305X_ESW_PORTS_NOCPU                                         \
 346 +               (RT305X_ESW_PORTS_INTERNAL | BIT(RT305X_ESW_PORT5))
 347 +
 348 +#define RT305X_ESW_PORTS_CPU   BIT(RT305X_ESW_PORT6)
 349 +
 350 +#define RT305X_ESW_PORTS_ALL                                           \
 351 +               (RT305X_ESW_PORTS_NOCPU | RT305X_ESW_PORTS_CPU)
 352 +
 353 +#define RT305X_ESW_NUM_VLANS           16
 354 +#define RT305X_ESW_NUM_VIDS            4096
 355 +#define RT305X_ESW_NUM_PORTS           7
 356 +#define RT305X_ESW_NUM_LANWAN          6
 357 +#define RT305X_ESW_NUM_LEDS            5
 358 +
 359 +#define RT5350_ESW_REG_PXTPC(_x)       (0x150 + (4 * _x))
 360 +#define RT5350_EWS_REG_LED_POLARITY    0x168
 361 +#define RT5350_RESET_EPHY              BIT(24)
 362 +#define SYSC_REG_RESET_CTRL            0x34
 363 +
 364 +enum {
 365 +       /* Global attributes. */
 366 +       RT305X_ESW_ATTR_ENABLE_VLAN,
 367 +       RT305X_ESW_ATTR_ALT_VLAN_DISABLE,
 368 +       RT305X_ESW_ATTR_BC_STATUS,
 369 +       RT305X_ESW_ATTR_LED_FREQ,
 370 +       /* Port attributes. */
 371 +       RT305X_ESW_ATTR_PORT_DISABLE,
 372 +       RT305X_ESW_ATTR_PORT_DOUBLETAG,
 373 +       RT305X_ESW_ATTR_PORT_UNTAG,
 374 +       RT305X_ESW_ATTR_PORT_LED,
 375 +       RT305X_ESW_ATTR_PORT_LAN,
 376 +       RT305X_ESW_ATTR_PORT_RECV_BAD,
 377 +       RT305X_ESW_ATTR_PORT_RECV_GOOD,
 378 +       RT5350_ESW_ATTR_PORT_TR_BAD,
 379 +       RT5350_ESW_ATTR_PORT_TR_GOOD,
 380 +};
 381 +
 382 +struct esw_port {
 383 +       bool    disable;
 384 +       bool    doubletag;
 385 +       bool    untag;
 386 +       u8      led;
 387 +       u16     pvid;
 388 +};
 389 +
 390 +struct esw_vlan {
 391 +       u8      ports;
 392 +       u16     vid;
 393 +};
 394 +
 395 +struct rt305x_esw {
 396 +       struct device           *dev;
 397 +       void __iomem            *base;
 398 +       int                     irq;
 399 +       const struct rt305x_esw_platform_data *pdata;
 400 +       /* Protects against concurrent register rmw operations. */
 401 +       spinlock_t              reg_rw_lock;
 402 +
 403 +       unsigned char           port_map;
 404 +       unsigned int            reg_initval_fct2;
 405 +       unsigned int            reg_initval_fpa2;
 406 +       unsigned int            reg_led_polarity;
 407 +
 408 +
 409 +       struct switch_dev       swdev;
 410 +       bool                    global_vlan_enable;
 411 +       bool                    alt_vlan_disable;
 412 +       int                     bc_storm_protect;
 413 +       int                     led_frequency;
 414 +       struct esw_vlan vlans[RT305X_ESW_NUM_VLANS];
 415 +       struct esw_port ports[RT305X_ESW_NUM_PORTS];
 416 +
 417 +};
 418 +
 419 +static inline void esw_w32(struct rt305x_esw *esw, u32 val, unsigned reg)
 420 +{
 421 +       __raw_writel(val, esw->base + reg);
 422 +}
 423 +
 424 +static inline u32 esw_r32(struct rt305x_esw *esw, unsigned reg)
 425 +{
 426 +       return __raw_readl(esw->base + reg);
 427 +}
 428 +
 429 +static inline void esw_rmw_raw(struct rt305x_esw *esw, unsigned reg, unsigned long mask,
 430 +                  unsigned long val)
 431 +{
 432 +       unsigned long t;
 433 +
 434 +       t = __raw_readl(esw->base + reg) & ~mask;
 435 +       __raw_writel(t | val, esw->base + reg);
 436 +}
 437 +
 438 +static void esw_rmw(struct rt305x_esw *esw, unsigned reg, unsigned long mask,
 439 +              unsigned long val)
 440 +{
 441 +       unsigned long flags;
 442 +
 443 +       spin_lock_irqsave(&esw->reg_rw_lock, flags);
 444 +       esw_rmw_raw(esw, reg, mask, val);
 445 +       spin_unlock_irqrestore(&esw->reg_rw_lock, flags);
 446 +}
 447 +
 448 +static u32 rt305x_mii_write(struct rt305x_esw *esw, u32 phy_addr, u32 phy_register,
 449 +                u32 write_data)
 450 +{
 451 +       unsigned long t_start = jiffies;
 452 +       int ret = 0;
 453 +
 454 +       while (1) {
 455 +               if (!(esw_r32(esw, RT305X_ESW_REG_PCR1) &
 456 +                     RT305X_ESW_PCR1_WT_DONE))
 457 +                       break;
 458 +               if (time_after(jiffies, t_start + RT305X_ESW_PHY_TIMEOUT)) {
 459 +                       ret = 1;
 460 +                       goto out;
 461 +               }
 462 +       }
 463 +
 464 +       write_data &= 0xffff;
 465 +       esw_w32(esw,
 466 +                     (write_data << RT305X_ESW_PCR0_WT_NWAY_DATA_S) |
 467 +                     (phy_register << RT305X_ESW_PCR0_CPU_PHY_REG_S) |
 468 +                     (phy_addr) | RT305X_ESW_PCR0_WT_PHY_CMD,
 469 +                     RT305X_ESW_REG_PCR0);
 470 +
 471 +       t_start = jiffies;
 472 +       while (1) {
 473 +               if (esw_r32(esw, RT305X_ESW_REG_PCR1) &
 474 +                   RT305X_ESW_PCR1_WT_DONE)
 475 +                       break;
 476 +
 477 +               if (time_after(jiffies, t_start + RT305X_ESW_PHY_TIMEOUT)) {
 478 +                       ret = 1;
 479 +                       break;
 480 +               }
 481 +       }
 482 +out:
 483 +       if (ret)
 484 +               printk(KERN_ERR "ramips_eth: MDIO timeout\n");
 485 +       return ret;
 486 +}
 487 +
 488 +static unsigned esw_get_vlan_id(struct rt305x_esw *esw, unsigned vlan)
 489 +{
 490 +       unsigned s;
 491 +       unsigned val;
 492 +
 493 +       s = RT305X_ESW_VLANI_VID_S * (vlan % 2);
 494 +       val = esw_r32(esw, RT305X_ESW_REG_VLANI(vlan / 2));
 495 +       val = (val >> s) & RT305X_ESW_VLANI_VID_M;
 496 +
 497 +       return val;
 498 +}
 499 +
 500 +static void esw_set_vlan_id(struct rt305x_esw *esw, unsigned vlan, unsigned vid)
 501 +{
 502 +       unsigned s;
 503 +
 504 +       s = RT305X_ESW_VLANI_VID_S * (vlan % 2);
 505 +       esw_rmw(esw,
 506 +                      RT305X_ESW_REG_VLANI(vlan / 2),
 507 +                      RT305X_ESW_VLANI_VID_M << s,
 508 +                      (vid & RT305X_ESW_VLANI_VID_M) << s);
 509 +}
 510 +
 511 +static unsigned esw_get_pvid(struct rt305x_esw *esw, unsigned port)
 512 +{
 513 +       unsigned s, val;
 514 +
 515 +       s = RT305X_ESW_PVIDC_PVID_S * (port % 2);
 516 +       val = esw_r32(esw, RT305X_ESW_REG_PVIDC(port / 2));
 517 +       return (val >> s) & RT305X_ESW_PVIDC_PVID_M;
 518 +}
 519 +
 520 +static void esw_set_pvid(struct rt305x_esw *esw, unsigned port, unsigned pvid)
 521 +{
 522 +       unsigned s;
 523 +
 524 +       s = RT305X_ESW_PVIDC_PVID_S * (port % 2);
 525 +       esw_rmw(esw,
 526 +                      RT305X_ESW_REG_PVIDC(port / 2),
 527 +                      RT305X_ESW_PVIDC_PVID_M << s,
 528 +                      (pvid & RT305X_ESW_PVIDC_PVID_M) << s);
 529 +}
 530 +
 531 +static unsigned esw_get_vmsc(struct rt305x_esw *esw, unsigned vlan)
 532 +{
 533 +       unsigned s, val;
 534 +
 535 +       s = RT305X_ESW_VMSC_MSC_S * (vlan % 4);
 536 +       val = esw_r32(esw, RT305X_ESW_REG_VMSC(vlan / 4));
 537 +       val = (val >> s) & RT305X_ESW_VMSC_MSC_M;
 538 +
 539 +       return val;
 540 +}
 541 +
 542 +static void esw_set_vmsc(struct rt305x_esw *esw, unsigned vlan, unsigned msc)
 543 +{
 544 +       unsigned s;
 545 +
 546 +       s = RT305X_ESW_VMSC_MSC_S * (vlan % 4);
 547 +       esw_rmw(esw,
 548 +                      RT305X_ESW_REG_VMSC(vlan / 4),
 549 +                      RT305X_ESW_VMSC_MSC_M << s,
 550 +                      (msc & RT305X_ESW_VMSC_MSC_M) << s);
 551 +}
 552 +
 553 +static unsigned esw_get_port_disable(struct rt305x_esw *esw)
 554 +{
 555 +       unsigned reg;
 556 +       reg = esw_r32(esw, RT305X_ESW_REG_POC0);
 557 +       return (reg >> RT305X_ESW_POC0_DIS_PORT_S) &
 558 +              RT305X_ESW_POC0_DIS_PORT_M;
 559 +}
 560 +
 561 +static void esw_set_port_disable(struct rt305x_esw *esw, unsigned disable_mask)
 562 +{
 563 +       unsigned old_mask;
 564 +       unsigned enable_mask;
 565 +       unsigned changed;
 566 +       int i;
 567 +
 568 +       old_mask = esw_get_port_disable(esw);
 569 +       changed = old_mask ^ disable_mask;
 570 +       enable_mask = old_mask & disable_mask;
 571 +
 572 +       /* enable before writing to MII */
 573 +       esw_rmw(esw, RT305X_ESW_REG_POC0,
 574 +                      (RT305X_ESW_POC0_DIS_PORT_M <<
 575 +                       RT305X_ESW_POC0_DIS_PORT_S),
 576 +                      enable_mask << RT305X_ESW_POC0_DIS_PORT_S);
 577 +
 578 +       for (i = 0; i < RT305X_ESW_NUM_LEDS; i++) {
 579 +               if (!(changed & (1 << i)))
 580 +                       continue;
 581 +               if (disable_mask & (1 << i)) {
 582 +                       /* disable */
 583 +                       rt305x_mii_write(esw, i, MII_BMCR,
 584 +                                        BMCR_PDOWN);
 585 +               } else {
 586 +                       /* enable */
 587 +                       rt305x_mii_write(esw, i, MII_BMCR,
 588 +                                        BMCR_FULLDPLX |
 589 +                                        BMCR_ANENABLE |
 590 +                                        BMCR_ANRESTART |
 591 +                                        BMCR_SPEED100);
 592 +               }
 593 +       }
 594 +
 595 +       /* disable after writing to MII */
 596 +       esw_rmw(esw, RT305X_ESW_REG_POC0,
 597 +                      (RT305X_ESW_POC0_DIS_PORT_M <<
 598 +                       RT305X_ESW_POC0_DIS_PORT_S),
 599 +                      disable_mask << RT305X_ESW_POC0_DIS_PORT_S);
 600 +}
 601 +
 602 +static void esw_set_gsc(struct rt305x_esw *esw)
 603 +{
 604 +       esw_rmw(esw, RT305X_ESW_REG_SGC,
 605 +               RT305X_ESW_GSC_BC_STROM_MASK << RT305X_ESW_GSC_BC_STROM_SHIFT,
 606 +               esw->bc_storm_protect << RT305X_ESW_GSC_BC_STROM_SHIFT);
 607 +       esw_rmw(esw, RT305X_ESW_REG_SGC,
 608 +               RT305X_ESW_GSC_LED_FREQ_MASK << RT305X_ESW_GSC_LED_FREQ_SHIFT,
 609 +               esw->led_frequency << RT305X_ESW_GSC_LED_FREQ_SHIFT);
 610 +}
 611 +
 612 +static int esw_apply_config(struct switch_dev *dev);
 613 +
 614 +static void esw_hw_init(struct rt305x_esw *esw)
 615 +{
 616 +       int i;
 617 +       u8 port_disable = 0;
 618 +       u8 port_map = RT305X_ESW_PMAP_LLLLLL;
 619 +
 620 +       /* vodoo from original driver */
 621 +       esw_w32(esw, 0xC8A07850, RT305X_ESW_REG_FCT0);
 622 +       esw_w32(esw, 0x00000000, RT305X_ESW_REG_SGC2);
 623 +       /* Port priority 1 for all ports, vlan enabled. */
 624 +       esw_w32(esw, 0x00005555 |
 625 +                     (RT305X_ESW_PORTS_ALL << RT305X_ESW_PFC1_EN_VLAN_S),
 626 +                     RT305X_ESW_REG_PFC1);
 627 +
 628 +       /* Enable Back Pressure, and Flow Control */
 629 +       esw_w32(esw,
 630 +                     ((RT305X_ESW_PORTS_ALL << RT305X_ESW_POC0_EN_BP_S) |
 631 +                      (RT305X_ESW_PORTS_ALL << RT305X_ESW_POC0_EN_FC_S)),
 632 +                     RT305X_ESW_REG_POC0);
 633 +
 634 +       /* Enable Aging, and VLAN TAG removal */
 635 +       esw_w32(esw,
 636 +                     ((RT305X_ESW_PORTS_ALL << RT305X_ESW_POC2_ENAGING_S) |
 637 +                      (RT305X_ESW_PORTS_NOCPU << RT305X_ESW_POC2_UNTAG_EN_S)),
 638 +                     RT305X_ESW_REG_POC2);
 639 +
 640 +       if (esw->reg_initval_fct2)
 641 +               esw_w32(esw, esw->reg_initval_fct2, RT305X_ESW_REG_FCT2);
 642 +       else
 643 +               esw_w32(esw, esw->pdata->reg_initval_fct2, RT305X_ESW_REG_FCT2);
 644 +
 645 +       /*
 646 +        * 300s aging timer, max packet len 1536, broadcast storm prevention
 647 +        * disabled, disable collision abort, mac xor48 hash, 10 packet back
 648 +        * pressure jam, GMII disable was_transmit, back pressure disabled,
 649 +        * 30ms led flash, unmatched IGMP as broadcast, rmc tb fault to all
 650 +        * ports.
 651 +        */
 652 +       esw_w32(esw, 0x0008a301, RT305X_ESW_REG_SGC);
 653 +
 654 +       /* Setup SoC Port control register */
 655 +       esw_w32(esw,
 656 +                     (RT305X_ESW_SOCPC_CRC_PADDING |
 657 +                      (RT305X_ESW_PORTS_CPU << RT305X_ESW_SOCPC_DISUN2CPU_S) |
 658 +                      (RT305X_ESW_PORTS_CPU << RT305X_ESW_SOCPC_DISMC2CPU_S) |
 659 +                      (RT305X_ESW_PORTS_CPU << RT305X_ESW_SOCPC_DISBC2CPU_S)),
 660 +                     RT305X_ESW_REG_SOCPC);
 661 +
 662 +       if (esw->reg_initval_fpa2)
 663 +               esw_w32(esw, esw->reg_initval_fpa2, RT305X_ESW_REG_FPA2);
 664 +       else
 665 +               esw_w32(esw, esw->pdata->reg_initval_fpa2, RT305X_ESW_REG_FPA2);
 666 +       esw_w32(esw, 0x00000000, RT305X_ESW_REG_FPA);
 667 +
 668 +       /* Force Link/Activity on ports */
 669 +       esw_w32(esw, 0x00000005, RT305X_ESW_REG_P0LED);
 670 +       esw_w32(esw, 0x00000005, RT305X_ESW_REG_P1LED);
 671 +       esw_w32(esw, 0x00000005, RT305X_ESW_REG_P2LED);
 672 +       esw_w32(esw, 0x00000005, RT305X_ESW_REG_P3LED);
 673 +       esw_w32(esw, 0x00000005, RT305X_ESW_REG_P4LED);
 674 +
 675 +       /* Copy disabled port configuration from bootloader setup */
 676 +       port_disable = esw_get_port_disable(esw);
 677 +       for (i = 0; i < 6; i++)
 678 +               esw->ports[i].disable = (port_disable & (1 << i)) != 0;
 679 +
 680 +       if (soc_is_rt3352()) {
 681 +               /* reset EPHY */
 682 +               u32 val = rt_sysc_r32(SYSC_REG_RESET_CTRL);
 683 +               rt_sysc_w32(val | RT5350_RESET_EPHY, SYSC_REG_RESET_CTRL);
 684 +               rt_sysc_w32(val, SYSC_REG_RESET_CTRL);
 685 +
 686 +               rt305x_mii_write(esw, 0, 31, 0x8000);
 687 +               for (i = 0; i < 5; i++) {
 688 +                       if (esw->ports[i].disable) {
 689 +                               rt305x_mii_write(esw, i, MII_BMCR, BMCR_PDOWN);
 690 +                       } else {
 691 +                               rt305x_mii_write(esw, i, MII_BMCR,
 692 +                                        BMCR_FULLDPLX |
 693 +                                        BMCR_ANENABLE |
 694 +                                        BMCR_SPEED100);
 695 +                       }
 696 +                       /* TX10 waveform coefficient LSB=0 disable PHY */
 697 +                       rt305x_mii_write(esw, i, 26, 0x1601);
 698 +                       /* TX100/TX10 AD/DA current bias */
 699 +                       rt305x_mii_write(esw, i, 29, 0x7016);
 700 +                       /* TX100 slew rate control */
 701 +                       rt305x_mii_write(esw, i, 30, 0x0038);
 702 +               }
 703 +
 704 +               /* select global register */
 705 +               rt305x_mii_write(esw, 0, 31, 0x0);
 706 +               /* enlarge agcsel threshold 3 and threshold 2 */
 707 +               rt305x_mii_write(esw, 0, 1, 0x4a40);
 708 +               /* enlarge agcsel threshold 5 and threshold 4 */
 709 +               rt305x_mii_write(esw, 0, 2, 0x6254);
 710 +               /* enlarge agcsel threshold  */
 711 +               rt305x_mii_write(esw, 0, 3, 0xa17f);
 712 +               rt305x_mii_write(esw, 0,12, 0x7eaa);
 713 +               /* longer TP_IDL tail length */
 714 +               rt305x_mii_write(esw, 0, 14, 0x65);
 715 +               /* increased squelch pulse count threshold. */
 716 +               rt305x_mii_write(esw, 0, 16, 0x0684);
 717 +               /* set TX10 signal amplitude threshold to minimum */
 718 +               rt305x_mii_write(esw, 0, 17, 0x0fe0);
 719 +               /* set squelch amplitude to higher threshold */
 720 +               rt305x_mii_write(esw, 0, 18, 0x40ba);
 721 +               /* tune TP_IDL tail and head waveform, enable power down slew rate control */
 722 +               rt305x_mii_write(esw, 0, 22, 0x253f);
 723 +               /* set PLL/Receive bias current are calibrated */
 724 +               rt305x_mii_write(esw, 0, 27, 0x2fda);
 725 +               /* change PLL/Receive bias current to internal(RT3350) */
 726 +               rt305x_mii_write(esw, 0, 28, 0xc410);
 727 +               /* change PLL bias current to internal(RT3052_MP3) */
 728 +               rt305x_mii_write(esw, 0, 29, 0x598b);
 729 +               /* select local register */
 730 +               rt305x_mii_write(esw, 0, 31, 0x8000);
 731 +       } else if (soc_is_rt5350()) {
 732 +               /* reset EPHY */
 733 +               u32 val = rt_sysc_r32(SYSC_REG_RESET_CTRL);
 734 +               rt_sysc_w32(val | RT5350_RESET_EPHY, SYSC_REG_RESET_CTRL);
 735 +               rt_sysc_w32(val, SYSC_REG_RESET_CTRL);
 736 +
 737 +               /* set the led polarity */
 738 +               esw_w32(esw, esw->reg_led_polarity & 0x1F, RT5350_EWS_REG_LED_POLARITY);
 739 +
 740 +               /* local registers */
 741 +               rt305x_mii_write(esw, 0, 31, 0x8000);
 742 +               for (i = 0; i < 5; i++) {
 743 +                       if (esw->ports[i].disable) {
 744 +                               rt305x_mii_write(esw, i, MII_BMCR, BMCR_PDOWN);
 745 +                       } else {
 746 +                               rt305x_mii_write(esw, i, MII_BMCR,
 747 +                                        BMCR_FULLDPLX |
 748 +                                        BMCR_ANENABLE |
 749 +                                        BMCR_SPEED100);
 750 +                       }
 751 +                       /* TX10 waveform coefficient LSB=0 disable PHY */
 752 +                       rt305x_mii_write(esw, i, 26, 0x1601);
 753 +                       /* TX100/TX10 AD/DA current bias */
 754 +                       rt305x_mii_write(esw, i, 29, 0x7015);
 755 +                       /* TX100 slew rate control */
 756 +                       rt305x_mii_write(esw, i, 30, 0x0038);
 757 +               }
 758 +
 759 +               /* global registers */
 760 +               rt305x_mii_write(esw, 0, 31, 0x0);
 761 +               /* enlarge agcsel threshold 3 and threshold 2 */
 762 +               rt305x_mii_write(esw, 0, 1, 0x4a40);
 763 +               /* enlarge agcsel threshold 5 and threshold 4 */
 764 +               rt305x_mii_write(esw, 0, 2, 0x6254);
 765 +               /* enlarge agcsel threshold 6 */
 766 +               rt305x_mii_write(esw, 0, 3, 0xa17f);
 767 +               rt305x_mii_write(esw, 0, 12, 0x7eaa);
 768 +               /* longer TP_IDL tail length */
 769 +               rt305x_mii_write(esw, 0, 14, 0x65);
 770 +               /* increased squelch pulse count threshold. */
 771 +               rt305x_mii_write(esw, 0, 16, 0x0684);
 772 +               /* set TX10 signal amplitude threshold to minimum */
 773 +               rt305x_mii_write(esw, 0, 17, 0x0fe0);
 774 +               /* set squelch amplitude to higher threshold */
 775 +               rt305x_mii_write(esw, 0, 18, 0x40ba);
 776 +               /* tune TP_IDL tail and head waveform, enable power down slew rate control */
 777 +               rt305x_mii_write(esw, 0, 22, 0x253f);
 778 +               /* set PLL/Receive bias current are calibrated */
 779 +               rt305x_mii_write(esw, 0, 27, 0x2fda);
 780 +               /* change PLL/Receive bias current to internal(RT3350) */
 781 +               rt305x_mii_write(esw, 0, 28, 0xc410);
 782 +               /* change PLL bias current to internal(RT3052_MP3) */
 783 +               rt305x_mii_write(esw, 0, 29, 0x598b);
 784 +               /* select local register */
 785 +               rt305x_mii_write(esw, 0, 31, 0x8000);
 786 +       } else {
 787 +               rt305x_mii_write(esw, 0, 31, 0x8000);
 788 +               for (i = 0; i < 5; i++) {
 789 +                       if (esw->ports[i].disable) {
 790 +                               rt305x_mii_write(esw, i, MII_BMCR, BMCR_PDOWN);
 791 +                       } else {
 792 +                               rt305x_mii_write(esw, i, MII_BMCR,
 793 +                                        BMCR_FULLDPLX |
 794 +                                        BMCR_ANENABLE |
 795 +                                        BMCR_SPEED100);
 796 +                       }
 797 +                       /* TX10 waveform coefficient */
 798 +                       rt305x_mii_write(esw, i, 26, 0x1601);
 799 +                       /* TX100/TX10 AD/DA current bias */
 800 +                       rt305x_mii_write(esw, i, 29, 0x7058);
 801 +                       /* TX100 slew rate control */
 802 +                       rt305x_mii_write(esw, i, 30, 0x0018);
 803 +               }
 804 +
 805 +               /* PHY IOT */
 806 +               /* select global register */
 807 +               rt305x_mii_write(esw, 0, 31, 0x0);
 808 +               /* tune TP_IDL tail and head waveform */
 809 +               rt305x_mii_write(esw, 0, 22, 0x052f);
 810 +               /* set TX10 signal amplitude threshold to minimum */
 811 +               rt305x_mii_write(esw, 0, 17, 0x0fe0);
 812 +               /* set squelch amplitude to higher threshold */
 813 +               rt305x_mii_write(esw, 0, 18, 0x40ba);
 814 +               /* longer TP_IDL tail length */
 815 +               rt305x_mii_write(esw, 0, 14, 0x65);
 816 +               /* select local register */
 817 +               rt305x_mii_write(esw, 0, 31, 0x8000);
 818 +       }
 819 +
 820 +       if (esw->port_map)
 821 +               port_map = esw->port_map;
 822 +       else
 823 +               port_map = RT305X_ESW_PMAP_LLLLLL;
 824 +
 825 +       /*
 826 +        * Unused HW feature, but still nice to be consistent here...
 827 +        * This is also exported to userspace ('lan' attribute) so it's
 828 +        * conveniently usable to decide which ports go into the wan vlan by
 829 +        * default.
 830 +        */
 831 +       esw_rmw(esw, RT305X_ESW_REG_SGC2,
 832 +                      RT305X_ESW_SGC2_LAN_PMAP_M << RT305X_ESW_SGC2_LAN_PMAP_S,
 833 +                      port_map << RT305X_ESW_SGC2_LAN_PMAP_S);
 834 +
 835 +       /* make the switch leds blink */
 836 +       for (i = 0; i < RT305X_ESW_NUM_LEDS; i++)
 837 +               esw->ports[i].led = 0x05;
 838 +
 839 +       /* Apply the empty config. */
 840 +       esw_apply_config(&esw->swdev);
 841 +
 842 +       /* Only unmask the port change interrupt */
 843 +       esw_w32(esw, ~RT305X_ESW_PORT_ST_CHG, RT305X_ESW_REG_IMR);
 844 +}
 845 +
 846 +static irqreturn_t esw_interrupt(int irq, void *_esw)
 847 +{
 848 +       struct rt305x_esw *esw = (struct rt305x_esw *) _esw;
 849 +       u32 status;
 850 +
 851 +       status = esw_r32(esw, RT305X_ESW_REG_ISR);
 852 +       if (status & RT305X_ESW_PORT_ST_CHG) {
 853 +               u32 link = esw_r32(esw, RT305X_ESW_REG_POA);
 854 +               link >>= RT305X_ESW_POA_LINK_SHIFT;
 855 +               link &= RT305X_ESW_POA_LINK_MASK;
 856 +               dev_info(esw->dev, "link changed 0x%02X\n", link);
 857 +       }
 858 +       esw_w32(esw, status, RT305X_ESW_REG_ISR);
 859 +
 860 +       return IRQ_HANDLED;
 861 +}
 862 +
 863 +static int esw_apply_config(struct switch_dev *dev)
 864 +{
 865 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
 866 +       int i;
 867 +       u8 disable = 0;
 868 +       u8 doubletag = 0;
 869 +       u8 en_vlan = 0;
 870 +       u8 untag = 0;
 871 +
 872 +       for (i = 0; i < RT305X_ESW_NUM_VLANS; i++) {
 873 +               u32 vid, vmsc;
 874 +               if (esw->global_vlan_enable) {
 875 +                       vid = esw->vlans[i].vid;
 876 +                       vmsc = esw->vlans[i].ports;
 877 +               } else {
 878 +                       vid = RT305X_ESW_VLAN_NONE;
 879 +                       vmsc = RT305X_ESW_PORTS_NONE;
 880 +               }
 881 +               esw_set_vlan_id(esw, i, vid);
 882 +               esw_set_vmsc(esw, i, vmsc);
 883 +       }
 884 +
 885 +       for (i = 0; i < RT305X_ESW_NUM_PORTS; i++) {
 886 +               u32 pvid;
 887 +               disable |= esw->ports[i].disable << i;
 888 +               if (esw->global_vlan_enable) {
 889 +                       doubletag |= esw->ports[i].doubletag << i;
 890 +                       en_vlan   |= 1                       << i;
 891 +                       untag     |= esw->ports[i].untag     << i;
 892 +                       pvid       = esw->ports[i].pvid;
 893 +               } else {
 894 +                       int x = esw->alt_vlan_disable ? 0 : 1;
 895 +                       doubletag |= x << i;
 896 +                       en_vlan   |= x << i;
 897 +                       untag     |= x << i;
 898 +                       pvid       = 0;
 899 +               }
 900 +               esw_set_pvid(esw, i, pvid);
 901 +               if (i < RT305X_ESW_NUM_LEDS)
 902 +                       esw_w32(esw, esw->ports[i].led,
 903 +                                     RT305X_ESW_REG_P0LED + 4*i);
 904 +       }
 905 +
 906 +       esw_set_gsc(esw);
 907 +       esw_set_port_disable(esw, disable);
 908 +       esw_rmw(esw, RT305X_ESW_REG_SGC2,
 909 +                      (RT305X_ESW_SGC2_DOUBLE_TAG_M <<
 910 +                       RT305X_ESW_SGC2_DOUBLE_TAG_S),
 911 +                      doubletag << RT305X_ESW_SGC2_DOUBLE_TAG_S);
 912 +       esw_rmw(esw, RT305X_ESW_REG_PFC1,
 913 +                      RT305X_ESW_PFC1_EN_VLAN_M << RT305X_ESW_PFC1_EN_VLAN_S,
 914 +                      en_vlan << RT305X_ESW_PFC1_EN_VLAN_S);
 915 +       esw_rmw(esw, RT305X_ESW_REG_POC2,
 916 +                      RT305X_ESW_POC2_UNTAG_EN_M << RT305X_ESW_POC2_UNTAG_EN_S,
 917 +                      untag << RT305X_ESW_POC2_UNTAG_EN_S);
 918 +
 919 +       if (!esw->global_vlan_enable) {
 920 +               /*
 921 +                * Still need to put all ports into vlan 0 or they'll be
 922 +                * isolated.
 923 +                * NOTE: vlan 0 is special, no vlan tag is prepended
 924 +                */
 925 +               esw_set_vlan_id(esw, 0, 0);
 926 +               esw_set_vmsc(esw, 0, RT305X_ESW_PORTS_ALL);
 927 +       }
 928 +
 929 +       return 0;
 930 +}
 931 +
 932 +static int esw_reset_switch(struct switch_dev *dev)
 933 +{
 934 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
 935 +
 936 +       esw->global_vlan_enable = 0;
 937 +       memset(esw->ports, 0, sizeof(esw->ports));
 938 +       memset(esw->vlans, 0, sizeof(esw->vlans));
 939 +       esw_hw_init(esw);
 940 +
 941 +       return 0;
 942 +}
 943 +
 944 +static int esw_get_vlan_enable(struct switch_dev *dev,
 945 +                          const struct switch_attr *attr,
 946 +                          struct switch_val *val)
 947 +{
 948 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
 949 +
 950 +       val->value.i = esw->global_vlan_enable;
 951 +
 952 +       return 0;
 953 +}
 954 +
 955 +static int esw_set_vlan_enable(struct switch_dev *dev,
 956 +                          const struct switch_attr *attr,
 957 +                          struct switch_val *val)
 958 +{
 959 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
 960 +
 961 +       esw->global_vlan_enable = val->value.i != 0;
 962 +
 963 +       return 0;
 964 +}
 965 +
 966 +static int esw_get_alt_vlan_disable(struct switch_dev *dev,
 967 +                               const struct switch_attr *attr,
 968 +                               struct switch_val *val)
 969 +{
 970 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
 971 +
 972 +       val->value.i = esw->alt_vlan_disable;
 973 +
 974 +       return 0;
 975 +}
 976 +
 977 +static int esw_set_alt_vlan_disable(struct switch_dev *dev,
 978 +                               const struct switch_attr *attr,
 979 +                               struct switch_val *val)
 980 +{
 981 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
 982 +
 983 +       esw->alt_vlan_disable = val->value.i != 0;
 984 +
 985 +       return 0;
 986 +}
 987 +
 988 +static int
 989 +rt305x_esw_set_bc_status(struct switch_dev *dev,
 990 +                       const struct switch_attr *attr,
 991 +                       struct switch_val *val)
 992 +{
 993 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
 994 +
 995 +       esw->bc_storm_protect = val->value.i & RT305X_ESW_GSC_BC_STROM_MASK;
 996 +
 997 +       return 0;
 998 +}
 999 +
1000 +static int
1001 +rt305x_esw_get_bc_status(struct switch_dev *dev,
1002 +                       const struct switch_attr *attr,
1003 +                       struct switch_val *val)
1004 +{
1005 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
1006 +
1007 +       val->value.i = esw->bc_storm_protect;
1008 +
1009 +       return 0;
1010 +}
1011 +
1012 +static int
1013 +rt305x_esw_set_led_freq(struct switch_dev *dev,
1014 +                       const struct switch_attr *attr,
1015 +                       struct switch_val *val)
1016 +{
1017 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
1018 +
1019 +       esw->led_frequency = val->value.i & RT305X_ESW_GSC_LED_FREQ_MASK;
1020 +
1021 +       return 0;
1022 +}
1023 +
1024 +static int
1025 +rt305x_esw_get_led_freq(struct switch_dev *dev,
1026 +                       const struct switch_attr *attr,
1027 +                       struct switch_val *val)
1028 +{
1029 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
1030 +
1031 +       val->value.i = esw->led_frequency;
1032 +
1033 +       return 0;
1034 +}
1035 +
1036 +static int esw_get_port_link(struct switch_dev *dev,
1037 +                        int port,
1038 +                        struct switch_port_link *link)
1039 +{
1040 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
1041 +       u32 speed, poa;
1042 +
1043 +       if (port < 0 || port >= RT305X_ESW_NUM_PORTS)
1044 +               return -EINVAL;
1045 +
1046 +       poa = esw_r32(esw, RT305X_ESW_REG_POA) >> port;
1047 +
1048 +       link->link = (poa >> RT305X_ESW_LINK_S) & 1;
1049 +       link->duplex = (poa >> RT305X_ESW_DUPLEX_S) & 1;
1050 +       if (port < RT305X_ESW_NUM_LEDS) {
1051 +               speed = (poa >> RT305X_ESW_SPD_S) & 1;
1052 +       } else {
1053 +               if (port == RT305X_ESW_NUM_PORTS - 1)
1054 +                       poa >>= 1;
1055 +               speed = (poa >> RT305X_ESW_SPD_S) & 3;
1056 +       }
1057 +       switch (speed) {
1058 +       case 0:
1059 +               link->speed = SWITCH_PORT_SPEED_10;
1060 +               break;
1061 +       case 1:
1062 +               link->speed = SWITCH_PORT_SPEED_100;
1063 +               break;
1064 +       case 2:
1065 +       case 3: /* forced gige speed can be 2 or 3 */
1066 +               link->speed = SWITCH_PORT_SPEED_1000;
1067 +               break;
1068 +       default:
1069 +               link->speed = SWITCH_PORT_SPEED_UNKNOWN;
1070 +               break;
1071 +       }
1072 +
1073 +       return 0;
1074 +}
1075 +
1076 +static int esw_get_port_bool(struct switch_dev *dev,
1077 +                        const struct switch_attr *attr,
1078 +                        struct switch_val *val)
1079 +{
1080 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
1081 +       int idx = val->port_vlan;
1082 +       u32 x, reg, shift;
1083 +
1084 +       if (idx < 0 || idx >= RT305X_ESW_NUM_PORTS)
1085 +               return -EINVAL;
1086 +
1087 +       switch (attr->id) {
1088 +       case RT305X_ESW_ATTR_PORT_DISABLE:
1089 +               reg = RT305X_ESW_REG_POC0;
1090 +               shift = RT305X_ESW_POC0_DIS_PORT_S;
1091 +               break;
1092 +       case RT305X_ESW_ATTR_PORT_DOUBLETAG:
1093 +               reg = RT305X_ESW_REG_SGC2;
1094 +               shift = RT305X_ESW_SGC2_DOUBLE_TAG_S;
1095 +               break;
1096 +       case RT305X_ESW_ATTR_PORT_UNTAG:
1097 +               reg = RT305X_ESW_REG_POC2;
1098 +               shift = RT305X_ESW_POC2_UNTAG_EN_S;
1099 +               break;
1100 +       case RT305X_ESW_ATTR_PORT_LAN:
1101 +               reg = RT305X_ESW_REG_SGC2;
1102 +               shift = RT305X_ESW_SGC2_LAN_PMAP_S;
1103 +               if (idx >= RT305X_ESW_NUM_LANWAN)
1104 +                       return -EINVAL;
1105 +               break;
1106 +       default:
1107 +               return -EINVAL;
1108 +       }
1109 +
1110 +       x = esw_r32(esw, reg);
1111 +       val->value.i = (x >> (idx + shift)) & 1;
1112 +
1113 +       return 0;
1114 +}
1115 +
1116 +static int esw_set_port_bool(struct switch_dev *dev,
1117 +                        const struct switch_attr *attr,
1118 +                        struct switch_val *val)
1119 +{
1120 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
1121 +       int idx = val->port_vlan;
1122 +
1123 +       if (idx < 0 || idx >= RT305X_ESW_NUM_PORTS ||
1124 +           val->value.i < 0 || val->value.i > 1)
1125 +               return -EINVAL;
1126 +
1127 +       switch (attr->id) {
1128 +       case RT305X_ESW_ATTR_PORT_DISABLE:
1129 +               esw->ports[idx].disable = val->value.i;
1130 +               break;
1131 +       case RT305X_ESW_ATTR_PORT_DOUBLETAG:
1132 +               esw->ports[idx].doubletag = val->value.i;
1133 +               break;
1134 +       case RT305X_ESW_ATTR_PORT_UNTAG:
1135 +               esw->ports[idx].untag = val->value.i;
1136 +               break;
1137 +       default:
1138 +               return -EINVAL;
1139 +       }
1140 +
1141 +       return 0;
1142 +}
1143 +
1144 +static int esw_get_port_recv_badgood(struct switch_dev *dev,
1145 +                                const struct switch_attr *attr,
1146 +                                struct switch_val *val)
1147 +{
1148 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
1149 +       int idx = val->port_vlan;
1150 +       int shift = attr->id == RT305X_ESW_ATTR_PORT_RECV_GOOD ? 0 : 16;
1151 +       u32 reg;
1152 +
1153 +       if (idx < 0 || idx >= RT305X_ESW_NUM_LANWAN)
1154 +               return -EINVAL;
1155 +       reg = esw_r32(esw, RT305X_ESW_REG_PXPC(idx));
1156 +       val->value.i = (reg >> shift) & 0xffff;
1157 +
1158 +       return 0;
1159 +}
1160 +
1161 +static int
1162 +esw_get_port_tr_badgood(struct switch_dev *dev,
1163 +                                const struct switch_attr *attr,
1164 +                                struct switch_val *val)
1165 +{
1166 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
1167 +
1168 +       int idx = val->port_vlan;
1169 +       int shift = attr->id == RT5350_ESW_ATTR_PORT_TR_GOOD ? 0 : 16;
1170 +       u32 reg;
1171 +
1172 +       if (!soc_is_rt5350())
1173 +               return -EINVAL;
1174 +
1175 +       if (idx < 0 || idx >= RT305X_ESW_NUM_LANWAN)
1176 +               return -EINVAL;
1177 +
1178 +       reg = esw_r32(esw, RT5350_ESW_REG_PXTPC(idx));
1179 +       val->value.i = (reg >> shift) & 0xffff;
1180 +
1181 +       return 0;
1182 +}
1183 +
1184 +static int esw_get_port_led(struct switch_dev *dev,
1185 +                       const struct switch_attr *attr,
1186 +                       struct switch_val *val)
1187 +{
1188 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
1189 +       int idx = val->port_vlan;
1190 +
1191 +       if (idx < 0 || idx >= RT305X_ESW_NUM_PORTS ||
1192 +           idx >= RT305X_ESW_NUM_LEDS)
1193 +               return -EINVAL;
1194 +
1195 +       val->value.i = esw_r32(esw, RT305X_ESW_REG_P0LED + 4*idx);
1196 +
1197 +       return 0;
1198 +}
1199 +
1200 +static int esw_set_port_led(struct switch_dev *dev,
1201 +                       const struct switch_attr *attr,
1202 +                       struct switch_val *val)
1203 +{
1204 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
1205 +       int idx = val->port_vlan;
1206 +
1207 +       if (idx < 0 || idx >= RT305X_ESW_NUM_LEDS)
1208 +               return -EINVAL;
1209 +
1210 +       esw->ports[idx].led = val->value.i;
1211 +
1212 +       return 0;
1213 +}
1214 +
1215 +static int esw_get_port_pvid(struct switch_dev *dev, int port, int *val)
1216 +{
1217 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
1218 +
1219 +       if (port >= RT305X_ESW_NUM_PORTS)
1220 +               return -EINVAL;
1221 +
1222 +       *val = esw_get_pvid(esw, port);
1223 +
1224 +       return 0;
1225 +}
1226 +
1227 +static int esw_set_port_pvid(struct switch_dev *dev, int port, int val)
1228 +{
1229 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
1230 +
1231 +       if (port >= RT305X_ESW_NUM_PORTS)
1232 +               return -EINVAL;
1233 +
1234 +       esw->ports[port].pvid = val;
1235 +
1236 +       return 0;
1237 +}
1238 +
1239 +static int esw_get_vlan_ports(struct switch_dev *dev, struct switch_val *val)
1240 +{
1241 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
1242 +       u32 vmsc, poc2;
1243 +       int vlan_idx = -1;
1244 +       int i;
1245 +
1246 +       val->len = 0;
1247 +
1248 +       if (val->port_vlan < 0 || val->port_vlan >= RT305X_ESW_NUM_VIDS)
1249 +               return -EINVAL;
1250 +
1251 +       /* valid vlan? */
1252 +       for (i = 0; i < RT305X_ESW_NUM_VLANS; i++) {
1253 +               if (esw_get_vlan_id(esw, i) == val->port_vlan &&
1254 +                   esw_get_vmsc(esw, i) != RT305X_ESW_PORTS_NONE) {
1255 +                       vlan_idx = i;
1256 +                       break;
1257 +               }
1258 +       }
1259 +
1260 +       if (vlan_idx == -1)
1261 +               return -EINVAL;
1262 +
1263 +       vmsc = esw_get_vmsc(esw, vlan_idx);
1264 +       poc2 = esw_r32(esw, RT305X_ESW_REG_POC2);
1265 +
1266 +       for (i = 0; i < RT305X_ESW_NUM_PORTS; i++) {
1267 +               struct switch_port *p;
1268 +               int port_mask = 1 << i;
1269 +
1270 +               if (!(vmsc & port_mask))
1271 +                       continue;
1272 +
1273 +               p = &val->value.ports[val->len++];
1274 +               p->id = i;
1275 +               if (poc2 & (port_mask << RT305X_ESW_POC2_UNTAG_EN_S))
1276 +                       p->flags = 0;
1277 +               else
1278 +                       p->flags = 1 << SWITCH_PORT_FLAG_TAGGED;
1279 +       }
1280 +
1281 +       return 0;
1282 +}
1283 +
1284 +static int esw_set_vlan_ports(struct switch_dev *dev, struct switch_val *val)
1285 +{
1286 +       struct rt305x_esw *esw = container_of(dev, struct rt305x_esw, swdev);
1287 +       int ports;
1288 +       int vlan_idx = -1;
1289 +       int i;
1290 +
1291 +       if (val->port_vlan < 0 || val->port_vlan >= RT305X_ESW_NUM_VIDS ||
1292 +           val->len > RT305X_ESW_NUM_PORTS)
1293 +               return -EINVAL;
1294 +
1295 +       /* one of the already defined vlans? */
1296 +       for (i = 0; i < RT305X_ESW_NUM_VLANS; i++) {
1297 +               if (esw->vlans[i].vid == val->port_vlan &&
1298 +                   esw->vlans[i].ports != RT305X_ESW_PORTS_NONE) {
1299 +                       vlan_idx = i;
1300 +                       break;
1301 +               }
1302 +       }
1303 +
1304 +       /* select a free slot */
1305 +       for (i = 0; vlan_idx == -1 && i < RT305X_ESW_NUM_VLANS; i++) {
1306 +               if (esw->vlans[i].ports == RT305X_ESW_PORTS_NONE)
1307 +                       vlan_idx = i;
1308 +       }
1309 +
1310 +       /* bail if all slots are in use */
1311 +       if (vlan_idx == -1)
1312 +               return -EINVAL;
1313 +
1314 +       ports = RT305X_ESW_PORTS_NONE;
1315 +       for (i = 0; i < val->len; i++) {
1316 +               struct switch_port *p = &val->value.ports[i];
1317 +               int port_mask = 1 << p->id;
1318 +               bool untagged = !(p->flags & (1 << SWITCH_PORT_FLAG_TAGGED));
1319 +
1320 +               if (p->id >= RT305X_ESW_NUM_PORTS)
1321 +                       return -EINVAL;
1322 +
1323 +               ports |= port_mask;
1324 +               esw->ports[p->id].untag = untagged;
1325 +       }
1326 +       esw->vlans[vlan_idx].ports = ports;
1327 +       if (ports == RT305X_ESW_PORTS_NONE)
1328 +               esw->vlans[vlan_idx].vid = RT305X_ESW_VLAN_NONE;
1329 +       else
1330 +               esw->vlans[vlan_idx].vid = val->port_vlan;
1331 +
1332 +       return 0;
1333 +}
1334 +
1335 +static const struct switch_attr esw_global[] = {
1336 +       {
1337 +               .type = SWITCH_TYPE_INT,
1338 +               .name = "enable_vlan",
1339 +               .description = "VLAN mode (1:enabled)",
1340 +               .max = 1,
1341 +               .id = RT305X_ESW_ATTR_ENABLE_VLAN,
1342 +               .get = esw_get_vlan_enable,
1343 +               .set = esw_set_vlan_enable,
1344 +       },
1345 +       {
1346 +               .type = SWITCH_TYPE_INT,
1347 +               .name = "alternate_vlan_disable",
1348 +               .description = "Use en_vlan instead of doubletag to disable"
1349 +                               " VLAN mode",
1350 +               .max = 1,
1351 +               .id = RT305X_ESW_ATTR_ALT_VLAN_DISABLE,
1352 +               .get = esw_get_alt_vlan_disable,
1353 +               .set = esw_set_alt_vlan_disable,
1354 +       },
1355 +       {
1356 +               .type = SWITCH_TYPE_INT,
1357 +               .name = "bc_storm_protect",
1358 +               .description = "Global broadcast storm protection (0:Disable, 1:64 blocks, 2:96 blocks, 3:128 blocks)",
1359 +               .max = 3,
1360 +               .id = RT305X_ESW_ATTR_BC_STATUS,
1361 +               .get = rt305x_esw_get_bc_status,
1362 +               .set = rt305x_esw_set_bc_status,
1363 +       },
1364 +       {
1365 +               .type = SWITCH_TYPE_INT,
1366 +               .name = "led_frequency",
1367 +               .description = "LED Flash frequency (0:30mS, 1:60mS, 2:240mS, 3:480mS)",
1368 +               .max = 3,
1369 +               .id = RT305X_ESW_ATTR_LED_FREQ,
1370 +               .get = rt305x_esw_get_led_freq,
1371 +               .set = rt305x_esw_set_led_freq,
1372 +       }
1373 +};
1374 +
1375 +static const struct switch_attr esw_port[] = {
1376 +       {
1377 +               .type = SWITCH_TYPE_INT,
1378 +               .name = "disable",
1379 +               .description = "Port state (1:disabled)",
1380 +               .max = 1,
1381 +               .id = RT305X_ESW_ATTR_PORT_DISABLE,
1382 +               .get = esw_get_port_bool,
1383 +               .set = esw_set_port_bool,
1384 +       },
1385 +       {
1386 +               .type = SWITCH_TYPE_INT,
1387 +               .name = "doubletag",
1388 +               .description = "Double tagging for incoming vlan packets "
1389 +                               "(1:enabled)",
1390 +               .max = 1,
1391 +               .id = RT305X_ESW_ATTR_PORT_DOUBLETAG,
1392 +               .get = esw_get_port_bool,
1393 +               .set = esw_set_port_bool,
1394 +       },
1395 +       {
1396 +               .type = SWITCH_TYPE_INT,
1397 +               .name = "untag",
1398 +               .description = "Untag (1:strip outgoing vlan tag)",
1399 +               .max = 1,
1400 +               .id = RT305X_ESW_ATTR_PORT_UNTAG,
1401 +               .get = esw_get_port_bool,
1402 +               .set = esw_set_port_bool,
1403 +       },
1404 +       {
1405 +               .type = SWITCH_TYPE_INT,
1406 +               .name = "led",
1407 +               .description = "LED mode (0:link, 1:100m, 2:duplex, 3:activity,"
1408 +                               " 4:collision, 5:linkact, 6:duplcoll, 7:10mact,"
1409 +                               " 8:100mact, 10:blink, 11:off, 12:on)",
1410 +               .max = 15,
1411 +               .id = RT305X_ESW_ATTR_PORT_LED,
1412 +               .get = esw_get_port_led,
1413 +               .set = esw_set_port_led,
1414 +       },
1415 +       {
1416 +               .type = SWITCH_TYPE_INT,
1417 +               .name = "lan",
1418 +               .description = "HW port group (0:wan, 1:lan)",
1419 +               .max = 1,
1420 +               .id = RT305X_ESW_ATTR_PORT_LAN,
1421 +               .get = esw_get_port_bool,
1422 +       },
1423 +       {
1424 +               .type = SWITCH_TYPE_INT,
1425 +               .name = "recv_bad",
1426 +               .description = "Receive bad packet counter",
1427 +               .id = RT305X_ESW_ATTR_PORT_RECV_BAD,
1428 +               .get = esw_get_port_recv_badgood,
1429 +       },
1430 +       {
1431 +               .type = SWITCH_TYPE_INT,
1432 +               .name = "recv_good",
1433 +               .description = "Receive good packet counter",
1434 +               .id = RT305X_ESW_ATTR_PORT_RECV_GOOD,
1435 +               .get = esw_get_port_recv_badgood,
1436 +       },
1437 +       {
1438 +               .type = SWITCH_TYPE_INT,
1439 +               .name = "tr_bad",
1440 +
1441 +               .description = "Transmit bad packet counter. rt5350 only",
1442 +               .id = RT5350_ESW_ATTR_PORT_TR_BAD,
1443 +               .get = esw_get_port_tr_badgood,
1444 +       },
1445 +       {
1446 +               .type = SWITCH_TYPE_INT,
1447 +               .name = "tr_good",
1448 +
1449 +               .description = "Transmit good packet counter. rt5350 only",
1450 +               .id = RT5350_ESW_ATTR_PORT_TR_GOOD,
1451 +               .get = esw_get_port_tr_badgood,
1452 +       },
1453 +};
1454 +
1455 +static const struct switch_attr esw_vlan[] = {
1456 +};
1457 +
1458 +static const struct switch_dev_ops esw_ops = {
1459 +       .attr_global = {
1460 +               .attr = esw_global,
1461 +               .n_attr = ARRAY_SIZE(esw_global),
1462 +       },
1463 +       .attr_port = {
1464 +               .attr = esw_port,
1465 +               .n_attr = ARRAY_SIZE(esw_port),
1466 +       },
1467 +       .attr_vlan = {
1468 +               .attr = esw_vlan,
1469 +               .n_attr = ARRAY_SIZE(esw_vlan),
1470 +       },
1471 +       .get_vlan_ports = esw_get_vlan_ports,
1472 +       .set_vlan_ports = esw_set_vlan_ports,
1473 +       .get_port_pvid = esw_get_port_pvid,
1474 +       .set_port_pvid = esw_set_port_pvid,
1475 +       .get_port_link = esw_get_port_link,
1476 +       .apply_config = esw_apply_config,
1477 +       .reset_switch = esw_reset_switch,
1478 +};
1479 +
1480 +static struct rt305x_esw_platform_data rt3050_esw_data = {
1481 +       /* All ports are LAN ports. */
1482 +       .vlan_config            = RT305X_ESW_VLAN_CONFIG_NONE,
1483 +       .reg_initval_fct2       = 0x00d6500c,
1484 +       /*
1485 +        * ext phy base addr 31, enable port 5 polling, rx/tx clock skew 1,
1486 +        * turbo mii off, rgmi 3.3v off
1487 +        * port5: disabled
1488 +        * port6: enabled, gige, full-duplex, rx/tx-flow-control
1489 +        */
1490 +       .reg_initval_fpa2       = 0x3f502b28,
1491 +};
1492 +
1493 +static const struct of_device_id ralink_esw_match[] = {
1494 +       { .compatible = "ralink,rt3050-esw", .data = &rt3050_esw_data },
1495 +       {},
1496 +};
1497 +MODULE_DEVICE_TABLE(of, ralink_esw_match);
1498 +
1499 +static int esw_probe(struct platform_device *pdev)
1500 +{
1501 +       struct device_node *np = pdev->dev.of_node;
1502 +       const struct rt305x_esw_platform_data *pdata;
1503 +       const __be32 *port_map, *reg_init;
1504 +       struct rt305x_esw *esw;
1505 +       struct switch_dev *swdev;
1506 +       struct resource *res, *irq;
1507 +       int err;
1508 +
1509 +       pdata = pdev->dev.platform_data;
1510 +       if (!pdata) {
1511 +               const struct of_device_id *match;
1512 +               match = of_match_device(ralink_esw_match, &pdev->dev);
1513 +               if (match)
1514 +                       pdata = (struct rt305x_esw_platform_data *) match->data;
1515 +       }
1516 +       if (!pdata)
1517 +               return -EINVAL;
1518 +
1519 +       res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1520 +       if (!res) {
1521 +               dev_err(&pdev->dev, "no memory resource found\n");
1522 +               return -ENOMEM;
1523 +       }
1524 +
1525 +       irq = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
1526 +       if (!irq) {
1527 +               dev_err(&pdev->dev, "no irq resource found\n");
1528 +               return -ENOMEM;
1529 +       }
1530 +
1531 +       esw = kzalloc(sizeof(struct rt305x_esw), GFP_KERNEL);
1532 +       if (!esw) {
1533 +               dev_err(&pdev->dev, "no memory for private data\n");
1534 +               return -ENOMEM;
1535 +       }
1536 +
1537 +       esw->dev = &pdev->dev;
1538 +       esw->irq = irq->start;
1539 +       esw->base = ioremap(res->start, resource_size(res));
1540 +       if (!esw->base) {
1541 +               dev_err(&pdev->dev, "ioremap failed\n");
1542 +               err = -ENOMEM;
1543 +               goto free_esw;
1544 +       }
1545 +
1546 +       port_map = of_get_property(np, "ralink,portmap", NULL);
1547 +        if (port_map)
1548 +               esw->port_map = be32_to_cpu(*port_map);
1549 +
1550 +       reg_init = of_get_property(np, "ralink,fct2", NULL);
1551 +        if (reg_init)
1552 +               esw->reg_initval_fct2 = be32_to_cpu(*reg_init);
1553 +
1554 +       reg_init = of_get_property(np, "ralink,fpa2", NULL);
1555 +        if (reg_init)
1556 +               esw->reg_initval_fpa2 = be32_to_cpu(*reg_init);
1557 +
1558 +       reg_init = of_get_property(np, "ralink,led_polarity", NULL);
1559 +        if (reg_init)
1560 +               esw->reg_led_polarity = be32_to_cpu(*reg_init);
1561 +
1562 +       swdev = &esw->swdev;
1563 +       swdev->of_node = pdev->dev.of_node;
1564 +       swdev->name = "rt305x-esw";
1565 +       swdev->alias = "rt305x";
1566 +       swdev->cpu_port = RT305X_ESW_PORT6;
1567 +       swdev->ports = RT305X_ESW_NUM_PORTS;
1568 +       swdev->vlans = RT305X_ESW_NUM_VIDS;
1569 +       swdev->ops = &esw_ops;
1570 +
1571 +       err = register_switch(swdev, NULL);
1572 +       if (err < 0) {
1573 +               dev_err(&pdev->dev, "register_switch failed\n");
1574 +               goto unmap_base;
1575 +       }
1576 +
1577 +       platform_set_drvdata(pdev, esw);
1578 +
1579 +       esw->pdata = pdata;
1580 +       spin_lock_init(&esw->reg_rw_lock);
1581 +
1582 +       esw_hw_init(esw);
1583 +
1584 +       esw_w32(esw, RT305X_ESW_PORT_ST_CHG, RT305X_ESW_REG_ISR);
1585 +       esw_w32(esw, ~RT305X_ESW_PORT_ST_CHG, RT305X_ESW_REG_IMR);
1586 +       request_irq(esw->irq, esw_interrupt, 0, "esw", esw);
1587 +
1588 +       return 0;
1589 +
1590 +unmap_base:
1591 +       iounmap(esw->base);
1592 +free_esw:
1593 +       kfree(esw);
1594 +       return err;
1595 +}
1596 +
1597 +static int esw_remove(struct platform_device *pdev)
1598 +{
1599 +       struct rt305x_esw *esw;
1600 +
1601 +       esw = platform_get_drvdata(pdev);
1602 +       if (esw) {
1603 +               unregister_switch(&esw->swdev);
1604 +               platform_set_drvdata(pdev, NULL);
1605 +               iounmap(esw->base);
1606 +               kfree(esw);
1607 +       }
1608 +
1609 +       return 0;
1610 +}
1611 +
1612 +static struct platform_driver esw_driver = {
1613 +       .probe = esw_probe,
1614 +       .remove = esw_remove,
1615 +       .driver = {
1616 +               .name = "rt305x-esw",
1617 +               .owner = THIS_MODULE,
1618 +               .of_match_table = ralink_esw_match,
1619 +       },
1620 +};
1621 +
1622 +int __init rtesw_init(void)
1623 +{
1624 +       return platform_driver_register(&esw_driver);
1625 +}
1626 +
1627 +void rtesw_exit(void)
1628 +{
1629 +       platform_driver_unregister(&esw_driver);
1630 +}
1631 --- /dev/null
1632 +++ b/drivers/net/ethernet/ralink/esw_rt3052.h
1633 @@ -0,0 +1,32 @@
1634 +/*
1635 + *   This program is free software; you can redistribute it and/or modify
1636 + *   it under the terms of the GNU General Public License as published by
1637 + *   the Free Software Foundation; version 2 of the License
1638 + *
1639 + *   This program is distributed in the hope that it will be useful,
1640 + *   but WITHOUT ANY WARRANTY; without even the implied warranty of
1641 + *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
1642 + *   GNU General Public License for more details.
1643 + *
1644 + *   You should have received a copy of the GNU General Public License
1645 + *   along with this program; if not, write to the Free Software
1646 + *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
1647 + *
1648 + *   Copyright (C) 2009-2013 John Crispin <blogic@openwrt.org>
1649 + */
1650 +
1651 +#ifndef _RALINK_ESW_RT3052_H__
1652 +#define _RALINK_ESW_RT3052_H__
1653 +
1654 +#ifdef CONFIG_NET_RALINK_ESW_RT3052
1655 +
1656 +int __init rtesw_init(void);
1657 +void rtesw_exit(void);
1658 +
1659 +#else
1660 +
1661 +static inline int __init rtesw_init(void) { return 0; }
1662 +static inline void rtesw_exit(void) { }
1663 +
1664 +#endif
1665 +#endif
1666 --- /dev/null
1667 +++ b/drivers/net/ethernet/ralink/gsw_mt7620a.c
1668 @@ -0,0 +1,566 @@
1669 +/*
1670 + *   This program is free software; you can redistribute it and/or modify
1671 + *   it under the terms of the GNU General Public License as published by
1672 + *   the Free Software Foundation; version 2 of the License
1673 + *
1674 + *   This program is distributed in the hope that it will be useful,
1675 + *   but WITHOUT ANY WARRANTY; without even the implied warranty of
1676 + *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
1677 + *   GNU General Public License for more details.
1678 + *
1679 + *   You should have received a copy of the GNU General Public License
1680 + *   along with this program; if not, write to the Free Software
1681 + *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
1682 + *
1683 + *   Copyright (C) 2009-2013 John Crispin <blogic@openwrt.org>
1684 + */
1685 +
1686 +#include <linux/module.h>
1687 +#include <linux/kernel.h>
1688 +#include <linux/types.h>
1689 +#include <linux/dma-mapping.h>
1690 +#include <linux/init.h>
1691 +#include <linux/skbuff.h>
1692 +#include <linux/etherdevice.h>
1693 +#include <linux/ethtool.h>
1694 +#include <linux/platform_device.h>
1695 +#include <linux/of_device.h>
1696 +#include <linux/clk.h>
1697 +#include <linux/of_net.h>
1698 +#include <linux/of_mdio.h>
1699 +#include <linux/of_irq.h>
1700 +#include <linux/of_address.h>
1701 +#include <linux/switch.h>
1702 +
1703 +#include <asm/mach-ralink/ralink_regs.h>
1704 +
1705 +#include "ralink_soc_eth.h"
1706 +
1707 +#include <linux/ioport.h>
1708 +#include <linux/switch.h>
1709 +#include <linux/mii.h>
1710 +
1711 +#include <ralink_regs.h>
1712 +#include <asm/mach-ralink/mt7620.h>
1713 +
1714 +#include "ralink_soc_eth.h"
1715 +#include "gsw_mt7620a.h"
1716 +#include "mt7530.h"
1717 +#include "mdio.h"
1718 +
1719 +#define GSW_REG_PHY_TIMEOUT    (5 * HZ)
1720 +
1721 +#define MT7620A_GSW_REG_PIAC   0x7004
1722 +
1723 +#define GSW_NUM_VLANS          16
1724 +#define GSW_NUM_VIDS           4096
1725 +#define GSW_NUM_PORTS          7
1726 +#define GSW_PORT6              6
1727 +
1728 +#define GSW_MDIO_ACCESS                BIT(31)
1729 +#define GSW_MDIO_READ          BIT(19)
1730 +#define GSW_MDIO_WRITE         BIT(18)
1731 +#define GSW_MDIO_START         BIT(16)
1732 +#define GSW_MDIO_ADDR_SHIFT    20
1733 +#define GSW_MDIO_REG_SHIFT     25
1734 +
1735 +#define GSW_REG_PORT_PMCR(x)   (0x3000 + (x * 0x100))
1736 +#define GSW_REG_PORT_STATUS(x) (0x3008 + (x * 0x100))
1737 +#define GSW_REG_SMACCR0                0x3fE4
1738 +#define GSW_REG_SMACCR1                0x3fE8
1739 +#define GSW_REG_CKGCR          0x3ff0
1740 +
1741 +#define GSW_REG_IMR            0x7008
1742 +#define GSW_REG_ISR            0x700c
1743 +
1744 +#define SYSC_REG_CFG1          0x14
1745 +
1746 +#define PORT_IRQ_ST_CHG                0x7f
1747 +
1748 +#define SYSCFG1                        0x14
1749 +
1750 +#define ESW_PHY_POLLING                0x7000
1751 +
1752 +#define        PMCR_IPG                BIT(18)
1753 +#define        PMCR_MAC_MODE           BIT(16)
1754 +#define        PMCR_FORCE              BIT(15)
1755 +#define        PMCR_TX_EN              BIT(14)
1756 +#define        PMCR_RX_EN              BIT(13)
1757 +#define        PMCR_BACKOFF            BIT(9)
1758 +#define        PMCR_BACKPRES           BIT(8)
1759 +#define        PMCR_RX_FC              BIT(5)
1760 +#define        PMCR_TX_FC              BIT(4)
1761 +#define        PMCR_SPEED(_x)          (_x << 2)
1762 +#define        PMCR_DUPLEX             BIT(1)
1763 +#define        PMCR_LINK               BIT(0)
1764 +
1765 +#define PHY_AN_EN              BIT(31)
1766 +#define PHY_PRE_EN             BIT(30)
1767 +#define PMY_MDC_CONF(_x)       ((_x & 0x3f) << 24)
1768 +
1769 +enum {
1770 +       /* Global attributes. */
1771 +       GSW_ATTR_ENABLE_VLAN,
1772 +       /* Port attributes. */
1773 +       GSW_ATTR_PORT_UNTAG,
1774 +};
1775 +
1776 +enum {
1777 +       PORT4_EPHY = 0,
1778 +       PORT4_EXT,
1779 +};
1780 +
1781 +struct mt7620_gsw {
1782 +       struct device           *dev;
1783 +       void __iomem            *base;
1784 +       int                     irq;
1785 +       int                     port4;
1786 +       long unsigned int       autopoll;
1787 +};
1788 +
1789 +static inline void gsw_w32(struct mt7620_gsw *gsw, u32 val, unsigned reg)
1790 +{
1791 +       iowrite32(val, gsw->base + reg);
1792 +}
1793 +
1794 +static inline u32 gsw_r32(struct mt7620_gsw *gsw, unsigned reg)
1795 +{
1796 +       return ioread32(gsw->base + reg);
1797 +}
1798 +
1799 +static int mt7620_mii_busy_wait(struct mt7620_gsw *gsw)
1800 +{
1801 +       unsigned long t_start = jiffies;
1802 +
1803 +       while (1) {
1804 +               if (!(gsw_r32(gsw, MT7620A_GSW_REG_PIAC) & GSW_MDIO_ACCESS))
1805 +                       return 0;
1806 +               if (time_after(jiffies, t_start + GSW_REG_PHY_TIMEOUT)) {
1807 +                       break;
1808 +               }
1809 +       }
1810 +
1811 +       printk(KERN_ERR "mdio: MDIO timeout\n");
1812 +       return -1;
1813 +}
1814 +
1815 +static u32 _mt7620_mii_write(struct mt7620_gsw *gsw, u32 phy_addr, u32 phy_register,
1816 +                               u32 write_data)
1817 +{
1818 +       if (mt7620_mii_busy_wait(gsw))
1819 +               return -1;
1820 +
1821 +       write_data &= 0xffff;
1822 +
1823 +       gsw_w32(gsw, GSW_MDIO_ACCESS | GSW_MDIO_START | GSW_MDIO_WRITE |
1824 +               (phy_register << GSW_MDIO_REG_SHIFT) |
1825 +               (phy_addr << GSW_MDIO_ADDR_SHIFT) | write_data,
1826 +               MT7620A_GSW_REG_PIAC);
1827 +
1828 +       if (mt7620_mii_busy_wait(gsw))
1829 +               return -1;
1830 +
1831 +       return 0;
1832 +}
1833 +
1834 +static u32 _mt7620_mii_read(struct mt7620_gsw *gsw, int phy_addr, int phy_reg)
1835 +{
1836 +       u32 d;
1837 +
1838 +       if (mt7620_mii_busy_wait(gsw))
1839 +               return 0xffff;
1840 +
1841 +       gsw_w32(gsw, GSW_MDIO_ACCESS | GSW_MDIO_START | GSW_MDIO_READ |
1842 +               (phy_reg << GSW_MDIO_REG_SHIFT) |
1843 +               (phy_addr << GSW_MDIO_ADDR_SHIFT),
1844 +               MT7620A_GSW_REG_PIAC);
1845 +
1846 +       if (mt7620_mii_busy_wait(gsw))
1847 +               return 0xffff;
1848 +
1849 +       d = gsw_r32(gsw, MT7620A_GSW_REG_PIAC) & 0xffff;
1850 +
1851 +       return d;
1852 +}
1853 +
1854 +int mt7620_mdio_write(struct mii_bus *bus, int phy_addr, int phy_reg, u16 val)
1855 +{
1856 +       struct fe_priv *priv = bus->priv;
1857 +       struct mt7620_gsw *gsw = (struct mt7620_gsw *) priv->soc->swpriv;
1858 +
1859 +       return _mt7620_mii_write(gsw, phy_addr, phy_reg, val);
1860 +}
1861 +
1862 +int mt7620_mdio_read(struct mii_bus *bus, int phy_addr, int phy_reg)
1863 +{
1864 +       struct fe_priv *priv = bus->priv;
1865 +       struct mt7620_gsw *gsw = (struct mt7620_gsw *) priv->soc->swpriv;
1866 +
1867 +       return _mt7620_mii_read(gsw, phy_addr, phy_reg);
1868 +}
1869 +
1870 +static unsigned char *fe_speed_str(int speed)
1871 +{
1872 +       switch (speed) {
1873 +       case 2:
1874 +       case SPEED_1000:
1875 +               return "1000";
1876 +       case 1:
1877 +       case SPEED_100:
1878 +               return "100";
1879 +       case 0:
1880 +       case SPEED_10:
1881 +               return "10";
1882 +       }
1883 +
1884 +       return "? ";
1885 +}
1886 +
1887 +int mt7620a_has_carrier(struct fe_priv *priv)
1888 +{
1889 +        struct mt7620_gsw *gsw = (struct mt7620_gsw *) priv->soc->swpriv;
1890 +       int i;
1891 +
1892 +       for (i = 0; i < GSW_PORT6; i++)
1893 +               if (gsw_r32(gsw, GSW_REG_PORT_STATUS(i)) & 0x1)
1894 +                       return 1;
1895 +       return 0;
1896 +}
1897 +
1898 +static void mt7620a_handle_carrier(struct fe_priv *priv)
1899 +{
1900 +       if (!priv->phy)
1901 +               return;
1902 +
1903 +       if (mt7620a_has_carrier(priv))
1904 +               netif_carrier_on(priv->netdev);
1905 +       else
1906 +               netif_carrier_off(priv->netdev);
1907 +}
1908 +
1909 +void mt7620_mdio_link_adjust(struct fe_priv *priv, int port)
1910 +{
1911 +       if (priv->link[port])
1912 +               netdev_info(priv->netdev, "port %d link up (%sMbps/%s duplex)\n",
1913 +                       port, fe_speed_str(priv->phy->speed[port]),
1914 +                       (DUPLEX_FULL == priv->phy->duplex[port]) ? "Full" : "Half");
1915 +       else
1916 +               netdev_info(priv->netdev, "port %d link down\n", port);
1917 +       mt7620a_handle_carrier(priv);
1918 +}
1919 +
1920 +static irqreturn_t gsw_interrupt(int irq, void *_priv)
1921 +{
1922 +       struct fe_priv *priv = (struct fe_priv *) _priv;
1923 +       struct mt7620_gsw *gsw = (struct mt7620_gsw *) priv->soc->swpriv;
1924 +       u32 status;
1925 +       int i, max = (gsw->port4 == PORT4_EPHY) ? (4) : (3);
1926 +
1927 +       status = gsw_r32(gsw, GSW_REG_ISR);
1928 +       if (status & PORT_IRQ_ST_CHG)
1929 +               for (i = 0; i <= max; i++) {
1930 +                       u32 status = gsw_r32(gsw, GSW_REG_PORT_STATUS(i));
1931 +                       int link = status & 0x1;
1932 +
1933 +                       if (link != priv->link[i]) {
1934 +                               if (link)
1935 +                                       netdev_info(priv->netdev, "port %d link up (%sMbps/%s duplex)\n",
1936 +                                                       i, fe_speed_str((status >> 2) & 3),
1937 +                                                       (status & 0x2) ? "Full" : "Half");
1938 +                               else
1939 +                                       netdev_info(priv->netdev, "port %d link down\n", i);
1940 +                       }
1941 +
1942 +                       priv->link[i] = link;
1943 +               }
1944 +       mt7620a_handle_carrier(priv);
1945 +
1946 +       gsw_w32(gsw, status, GSW_REG_ISR);
1947 +
1948 +       return IRQ_HANDLED;
1949 +}
1950 +
1951 +static int mt7620_is_bga(void)
1952 +{
1953 +       u32 bga = rt_sysc_r32(0x0c);
1954 +
1955 +       return (bga >> 16) & 1;
1956 +}
1957 +
1958 +static void gsw_auto_poll(struct mt7620_gsw *gsw)
1959 +{
1960 +       int phy;
1961 +       int lsb = -1, msb = 0;
1962 +
1963 +       for_each_set_bit(phy, &gsw->autopoll, 32) {
1964 +               if (lsb < 0)
1965 +                       lsb = phy;
1966 +               msb = phy;
1967 +       }
1968 +
1969 +       gsw_w32(gsw, PHY_AN_EN | PHY_PRE_EN | PMY_MDC_CONF(5) | (msb << 8) | lsb, ESW_PHY_POLLING);
1970 +}
1971 +
1972 +void mt7620_port_init(struct fe_priv *priv, struct device_node *np)
1973 +{
1974 +       struct mt7620_gsw *gsw = (struct mt7620_gsw *) priv->soc->swpriv;
1975 +       const __be32 *_id = of_get_property(np, "reg", NULL);
1976 +       int phy_mode, size, id;
1977 +       int shift = 12;
1978 +       u32 val, mask = 0;
1979 +       int min = (gsw->port4 == PORT4_EPHY) ? (5) : (4);
1980 +
1981 +       if (!_id || (be32_to_cpu(*_id) < min) || (be32_to_cpu(*_id) > 5)) {
1982 +               if (_id)
1983 +                       pr_err("%s: invalid port id %d\n", np->name, be32_to_cpu(*_id));
1984 +               else
1985 +                       pr_err("%s: invalid port id\n", np->name);
1986 +               return;
1987 +       }
1988 +
1989 +       id = be32_to_cpu(*_id);
1990 +
1991 +       if (id == 4)
1992 +               shift = 14;
1993 +
1994 +       priv->phy->phy_fixed[id] = of_get_property(np, "ralink,fixed-link", &size);
1995 +       if (priv->phy->phy_fixed[id] && (size != (4 * sizeof(*priv->phy->phy_fixed[id])))) {
1996 +               pr_err("%s: invalid fixed link property\n", np->name);
1997 +               priv->phy->phy_fixed[id] = NULL;
1998 +               return;
1999 +       }
2000 +
2001 +       phy_mode = of_get_phy_mode(np);
2002 +       switch (phy_mode) {
2003 +       case PHY_INTERFACE_MODE_RGMII:
2004 +               mask = 0;
2005 +               break;
2006 +       case PHY_INTERFACE_MODE_MII:
2007 +               mask = 1;
2008 +               break;
2009 +       case PHY_INTERFACE_MODE_RMII:
2010 +               mask = 2;
2011 +               break;
2012 +       default:
2013 +               dev_err(priv->device, "port %d - invalid phy mode\n", id);
2014 +               return;
2015 +       }
2016 +
2017 +       priv->phy->phy_node[id] = of_parse_phandle(np, "phy-handle", 0);
2018 +       if (!priv->phy->phy_node[id] && !priv->phy->phy_fixed[id])
2019 +               return;
2020 +
2021 +       val = rt_sysc_r32(SYSCFG1);
2022 +       val &= ~(3 << shift);
2023 +       val |= mask << shift;
2024 +       rt_sysc_w32(val, SYSCFG1);
2025 +
2026 +       if (priv->phy->phy_fixed[id]) {
2027 +               const __be32 *link = priv->phy->phy_fixed[id];
2028 +               int tx_fc, rx_fc;
2029 +               u32 val = 0;
2030 +
2031 +               priv->phy->speed[id] = be32_to_cpup(link++);
2032 +               tx_fc = be32_to_cpup(link++);
2033 +               rx_fc = be32_to_cpup(link++);
2034 +               priv->phy->duplex[id] = be32_to_cpup(link++);
2035 +               priv->link[id] = 1;
2036 +
2037 +               switch (priv->phy->speed[id]) {
2038 +               case SPEED_10:
2039 +                       val = 0;
2040 +                       break;
2041 +               case SPEED_100:
2042 +                       val = 1;
2043 +                       break;
2044 +               case SPEED_1000:
2045 +                       val = 2;
2046 +                       break;
2047 +               default:
2048 +                       dev_err(priv->device, "invalid link speed: %d\n", priv->phy->speed[id]);
2049 +                       priv->phy->phy_fixed[id] = 0;
2050 +                       return;
2051 +               }
2052 +               val = PMCR_SPEED(val);
2053 +               val |= PMCR_LINK | PMCR_BACKPRES | PMCR_BACKOFF | PMCR_RX_EN |
2054 +                       PMCR_TX_EN | PMCR_FORCE | PMCR_MAC_MODE | PMCR_IPG;
2055 +               if (tx_fc)
2056 +                       val |= PMCR_TX_FC;
2057 +               if (rx_fc)
2058 +                       val |= PMCR_RX_FC;
2059 +               if (priv->phy->duplex[id])
2060 +                       val |= PMCR_DUPLEX;
2061 +               gsw_w32(gsw, val, GSW_REG_PORT_PMCR(id));
2062 +               dev_info(priv->device, "using fixed link parameters\n");
2063 +               return;
2064 +       }
2065 +
2066 +       if (priv->phy->phy_node[id] && priv->mii_bus->phy_map[id]) {
2067 +               u32 val = PMCR_BACKPRES | PMCR_BACKOFF | PMCR_RX_EN |
2068 +                       PMCR_TX_EN |  PMCR_MAC_MODE | PMCR_IPG;
2069 +
2070 +               gsw_w32(gsw, val, GSW_REG_PORT_PMCR(id));
2071 +               fe_connect_phy_node(priv, priv->phy->phy_node[id]);
2072 +               gsw->autopoll |= BIT(id);
2073 +               gsw_auto_poll(gsw);
2074 +               return;
2075 +       }
2076 +}
2077 +
2078 +static void gsw_hw_init(struct mt7620_gsw *gsw)
2079 +{
2080 +       u32 is_BGA = mt7620_is_bga();
2081 +
2082 +       rt_sysc_w32(rt_sysc_r32(SYSC_REG_CFG1) | BIT(8), SYSC_REG_CFG1);
2083 +       gsw_w32(gsw, gsw_r32(gsw, GSW_REG_CKGCR) & ~(0x3 << 4), GSW_REG_CKGCR);
2084 +
2085 +       /*correct  PHY  setting L3.0 BGA*/
2086 +       _mt7620_mii_write(gsw, 1, 31, 0x4000); //global, page 4
2087 +
2088 +       _mt7620_mii_write(gsw, 1, 17, 0x7444);
2089 +       if (is_BGA)
2090 +               _mt7620_mii_write(gsw, 1, 19, 0x0114);
2091 +       else
2092 +               _mt7620_mii_write(gsw, 1, 19, 0x0117);
2093 +
2094 +       _mt7620_mii_write(gsw, 1, 22, 0x10cf);
2095 +       _mt7620_mii_write(gsw, 1, 25, 0x6212);
2096 +       _mt7620_mii_write(gsw, 1, 26, 0x0777);
2097 +       _mt7620_mii_write(gsw, 1, 29, 0x4000);
2098 +       _mt7620_mii_write(gsw, 1, 28, 0xc077);
2099 +       _mt7620_mii_write(gsw, 1, 24, 0x0000);
2100 +
2101 +       _mt7620_mii_write(gsw, 1, 31, 0x3000); //global, page 3
2102 +       _mt7620_mii_write(gsw, 1, 17, 0x4838);
2103 +
2104 +       _mt7620_mii_write(gsw, 1, 31, 0x2000); //global, page 2
2105 +       if (is_BGA) {
2106 +               _mt7620_mii_write(gsw, 1, 21, 0x0515);
2107 +               _mt7620_mii_write(gsw, 1, 22, 0x0053);
2108 +               _mt7620_mii_write(gsw, 1, 23, 0x00bf);
2109 +               _mt7620_mii_write(gsw, 1, 24, 0x0aaf);
2110 +               _mt7620_mii_write(gsw, 1, 25, 0x0fad);
2111 +               _mt7620_mii_write(gsw, 1, 26, 0x0fc1);
2112 +       } else {
2113 +               _mt7620_mii_write(gsw, 1, 21, 0x0517);
2114 +               _mt7620_mii_write(gsw, 1, 22, 0x0fd2);
2115 +               _mt7620_mii_write(gsw, 1, 23, 0x00bf);
2116 +               _mt7620_mii_write(gsw, 1, 24, 0x0aab);
2117 +               _mt7620_mii_write(gsw, 1, 25, 0x00ae);
2118 +               _mt7620_mii_write(gsw, 1, 26, 0x0fff);
2119 +       }
2120 +       _mt7620_mii_write(gsw, 1, 31, 0x1000); //global, page 1
2121 +       _mt7620_mii_write(gsw, 1, 17, 0xe7f8);
2122 +
2123 +       _mt7620_mii_write(gsw, 1, 31, 0x8000); //local, page 0
2124 +       _mt7620_mii_write(gsw, 0, 30, 0xa000);
2125 +       _mt7620_mii_write(gsw, 1, 30, 0xa000);
2126 +       _mt7620_mii_write(gsw, 2, 30, 0xa000);
2127 +       _mt7620_mii_write(gsw, 3, 30, 0xa000);
2128 +
2129 +       _mt7620_mii_write(gsw, 0, 4, 0x05e1);
2130 +       _mt7620_mii_write(gsw, 1, 4, 0x05e1);
2131 +       _mt7620_mii_write(gsw, 2, 4, 0x05e1);
2132 +       _mt7620_mii_write(gsw, 3, 4, 0x05e1);
2133 +       _mt7620_mii_write(gsw, 1, 31, 0xa000); //local, page 2
2134 +       _mt7620_mii_write(gsw, 0, 16, 0x1111);
2135 +       _mt7620_mii_write(gsw, 1, 16, 0x1010);
2136 +       _mt7620_mii_write(gsw, 2, 16, 0x1515);
2137 +       _mt7620_mii_write(gsw, 3, 16, 0x0f0f);
2138 +
2139 +       /* CPU Port6 Force Link 1G, FC ON */
2140 +       gsw_w32(gsw, 0x5e33b, GSW_REG_PORT_PMCR(6));
2141 +       /* Set Port6 CPU Port */
2142 +       gsw_w32(gsw, 0x7f7f7fe0, 0x0010);
2143 +
2144 +       /* setup port 4 */
2145 +       if (gsw->port4 == PORT4_EPHY) {
2146 +               u32 val = rt_sysc_r32(SYSCFG1);
2147 +               val |= 3 << 14;
2148 +               rt_sysc_w32(val, SYSCFG1);
2149 +               _mt7620_mii_write(gsw, 4, 30, 0xa000);
2150 +               _mt7620_mii_write(gsw, 4, 4, 0x05e1);
2151 +               _mt7620_mii_write(gsw, 4, 16, 0x1313);
2152 +               pr_info("gsw: setting port4 to ephy mode\n");
2153 +       }
2154 +}
2155 +
2156 +void mt7620_set_mac(struct fe_priv *priv, unsigned char *mac)
2157 +{
2158 +       struct mt7620_gsw *gsw = (struct mt7620_gsw *) priv->soc->swpriv;
2159 +       unsigned long flags;
2160 +
2161 +       spin_lock_irqsave(&priv->page_lock, flags);
2162 +       gsw_w32(gsw, (mac[0] << 8) | mac[1], GSW_REG_SMACCR1);
2163 +       gsw_w32(gsw, (mac[2] << 24) | (mac[3] << 16) | (mac[4] << 8) | mac[5],
2164 +               GSW_REG_SMACCR0);
2165 +       spin_unlock_irqrestore(&priv->page_lock, flags);
2166 +}
2167 +
2168 +static struct of_device_id gsw_match[] = {
2169 +       { .compatible = "ralink,mt7620a-gsw" },
2170 +       {}
2171 +};
2172 +
2173 +int mt7620_gsw_config(struct fe_priv *priv)
2174 +{
2175 +       struct mt7620_gsw *gsw = (struct mt7620_gsw *) priv->soc->swpriv;
2176 +
2177 +       /* is the mt7530 internal or external */
2178 +       if ((_mt7620_mii_read(gsw, 0x1f, 2) == 1) && (_mt7620_mii_read(gsw, 0x1f, 3) == 0xbeef))
2179 +               mt7530_probe(priv->device, NULL, priv->mii_bus);
2180 +       else
2181 +               mt7530_probe(priv->device, gsw->base, NULL);
2182 +
2183 +       return 0;
2184 +}
2185 +
2186 +int mt7620_gsw_probe(struct fe_priv *priv)
2187 +{
2188 +       struct mt7620_gsw *gsw;
2189 +       struct device_node *np;
2190 +       const char *port4 = NULL;
2191 +
2192 +       np = of_find_matching_node(NULL, gsw_match);
2193 +       if (!np) {
2194 +               dev_err(priv->device, "no gsw node found\n");
2195 +               return -EINVAL;
2196 +       }
2197 +       np = of_node_get(np);
2198 +
2199 +       gsw = devm_kzalloc(priv->device, sizeof(struct mt7620_gsw), GFP_KERNEL);
2200 +       if (!gsw) {
2201 +               dev_err(priv->device, "no gsw memory for private data\n");
2202 +               return -ENOMEM;
2203 +       }
2204 +
2205 +       gsw->irq = irq_of_parse_and_map(np, 0);
2206 +       if (!gsw->irq) {
2207 +               dev_err(priv->device, "no gsw irq resource found\n");
2208 +               return -ENOMEM;
2209 +       }
2210 +
2211 +       gsw->base = of_iomap(np, 0);
2212 +       if (!gsw->base) {
2213 +               dev_err(priv->device, "gsw ioremap failed\n");
2214 +               return -ENOMEM;
2215 +       }
2216 +
2217 +       gsw->dev = priv->device;
2218 +       priv->soc->swpriv = gsw;
2219 +
2220 +       of_property_read_string(np, "ralink,port4", &port4);
2221 +       if (port4 && !strcmp(port4, "ephy"))
2222 +               gsw->port4 = PORT4_EPHY;
2223 +       else if (port4 && !strcmp(port4, "gmac"))
2224 +               gsw->port4 = PORT4_EXT;
2225 +       else
2226 +               WARN_ON(port4);
2227 +
2228 +       gsw_hw_init(gsw);
2229 +
2230 +       gsw_w32(gsw, ~PORT_IRQ_ST_CHG, GSW_REG_IMR);
2231 +       request_irq(gsw->irq, gsw_interrupt, 0, "gsw", priv);
2232 +
2233 +       return 0;
2234 +}
2235 --- /dev/null
2236 +++ b/drivers/net/ethernet/ralink/gsw_mt7620a.h
2237 @@ -0,0 +1,30 @@
2238 +/*
2239 + *   This program is free software; you can redistribute it and/or modify
2240 + *   it under the terms of the GNU General Public License as published by
2241 + *   the Free Software Foundation; version 2 of the License
2242 + *
2243 + *   This program is distributed in the hope that it will be useful,
2244 + *   but WITHOUT ANY WARRANTY; without even the implied warranty of
2245 + *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
2246 + *   GNU General Public License for more details.
2247 + *
2248 + *   You should have received a copy of the GNU General Public License
2249 + *   along with this program; if not, write to the Free Software
2250 + *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
2251 + *
2252 + *   Copyright (C) 2009-2013 John Crispin <blogic@openwrt.org>
2253 + */
2254 +
2255 +#ifndef _RALINK_GSW_MT7620_H__
2256 +#define _RALINK_GSW_MT7620_H__
2257 +
2258 +extern int mt7620_gsw_config(struct fe_priv *priv);
2259 +extern int mt7620_gsw_probe(struct fe_priv *priv);
2260 +extern void mt7620_set_mac(struct fe_priv *priv, unsigned char *mac);
2261 +extern int mt7620_mdio_write(struct mii_bus *bus, int phy_addr, int phy_reg, u16 val);
2262 +extern int mt7620_mdio_read(struct mii_bus *bus, int phy_addr, int phy_reg);
2263 +extern void mt7620_mdio_link_adjust(struct fe_priv *priv, int port);
2264 +extern void mt7620_port_init(struct fe_priv *priv, struct device_node *np);
2265 +extern int mt7620a_has_carrier(struct fe_priv *priv);
2266 +
2267 +#endif
2268 --- /dev/null
2269 +++ b/drivers/net/ethernet/ralink/mdio.c
2270 @@ -0,0 +1,244 @@
2271 +/*
2272 + *   This program is free software; you can redistribute it and/or modify
2273 + *   it under the terms of the GNU General Public License as published by
2274 + *   the Free Software Foundation; version 2 of the License
2275 + *
2276 + *   This program is distributed in the hope that it will be useful,
2277 + *   but WITHOUT ANY WARRANTY; without even the implied warranty of
2278 + *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
2279 + *   GNU General Public License for more details.
2280 + *
2281 + *   You should have received a copy of the GNU General Public License
2282 + *   along with this program; if not, write to the Free Software
2283 + *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
2284 + *
2285 + *   Copyright (C) 2009-2013 John Crispin <blogic@openwrt.org>
2286 + */
2287 +
2288 +#include <linux/module.h>
2289 +#include <linux/kernel.h>
2290 +#include <linux/types.h>
2291 +#include <linux/dma-mapping.h>
2292 +#include <linux/init.h>
2293 +#include <linux/skbuff.h>
2294 +#include <linux/etherdevice.h>
2295 +#include <linux/ethtool.h>
2296 +#include <linux/platform_device.h>
2297 +#include <linux/phy.h>
2298 +#include <linux/of_device.h>
2299 +#include <linux/clk.h>
2300 +#include <linux/of_net.h>
2301 +#include <linux/of_mdio.h>
2302 +
2303 +#include "ralink_soc_eth.h"
2304 +#include "mdio.h"
2305 +
2306 +static int fe_mdio_reset(struct mii_bus *bus)
2307 +{
2308 +       /* TODO */
2309 +       return 0;
2310 +}
2311 +
2312 +static void fe_phy_link_adjust(struct net_device *dev)
2313 +{
2314 +       struct fe_priv *priv = netdev_priv(dev);
2315 +       unsigned long flags;
2316 +       int i;
2317 +
2318 +       spin_lock_irqsave(&priv->phy->lock, flags);
2319 +       for (i = 0; i < 8; i++) {
2320 +               if (priv->phy->phy_node[i]) {
2321 +                       struct phy_device *phydev = priv->phy->phy[i];
2322 +                       int status_change = 0;
2323 +
2324 +                       if (phydev->link)
2325 +                               if (priv->phy->duplex[i] != phydev->duplex ||
2326 +                                               priv->phy->speed[i] != phydev->speed)
2327 +                                       status_change = 1;
2328 +
2329 +                       if (phydev->link != priv->link[i])
2330 +                               status_change = 1;
2331 +
2332 +                       switch (phydev->speed) {
2333 +                       case SPEED_1000:
2334 +                       case SPEED_100:
2335 +                       case SPEED_10:
2336 +                               priv->link[i] = phydev->link;
2337 +                               priv->phy->duplex[i] = phydev->duplex;
2338 +                               priv->phy->speed[i] = phydev->speed;
2339 +
2340 +                               if (status_change && priv->soc->mdio_adjust_link)
2341 +                                       priv->soc->mdio_adjust_link(priv, i);
2342 +                               break;
2343 +                       }
2344 +               }
2345 +       }
2346 +}
2347 +
2348 +int fe_connect_phy_node(struct fe_priv *priv, struct device_node *phy_node)
2349 +{
2350 +       const __be32 *_port = NULL;
2351 +       struct phy_device *phydev;
2352 +       int phy_mode, port;
2353 +
2354 +       _port = of_get_property(phy_node, "reg", NULL);
2355 +
2356 +       if (!_port || (be32_to_cpu(*_port) >= 0x20)) {
2357 +               pr_err("%s: invalid port id\n", phy_node->name);
2358 +               return -EINVAL;
2359 +       }
2360 +       port = be32_to_cpu(*_port);
2361 +       phy_mode = of_get_phy_mode(phy_node);
2362 +       if (phy_mode < 0) {
2363 +               dev_err(priv->device, "incorrect phy-mode %d\n", phy_mode);
2364 +               priv->phy->phy_node[port] = NULL;
2365 +               return -EINVAL;
2366 +       }
2367 +
2368 +       phydev = of_phy_connect(priv->netdev, phy_node, fe_phy_link_adjust,
2369 +                               0, phy_mode);
2370 +       if (IS_ERR(phydev)) {
2371 +               dev_err(priv->device, "could not connect to PHY\n");
2372 +               priv->phy->phy_node[port] = NULL;
2373 +               return PTR_ERR(phydev);
2374 +       }
2375 +
2376 +       phydev->supported &= PHY_GBIT_FEATURES;
2377 +       phydev->advertising = phydev->supported;
2378 +       phydev->no_auto_carrier_off = 1;
2379 +
2380 +       dev_info(priv->device,
2381 +                "connected port %d to PHY at %s [uid=%08x, driver=%s]\n",
2382 +                port, dev_name(&phydev->dev), phydev->phy_id,
2383 +                phydev->drv->name);
2384 +
2385 +       priv->phy->phy[port] = phydev;
2386 +       priv->link[port] = 0;
2387 +
2388 +       return 0;
2389 +}
2390 +
2391 +static int fe_phy_connect(struct fe_priv *priv)
2392 +{
2393 +       return 0;
2394 +}
2395 +
2396 +static void fe_phy_disconnect(struct fe_priv *priv)
2397 +{
2398 +       unsigned long flags;
2399 +       int i;
2400 +
2401 +       for (i = 0; i < 8; i++)
2402 +               if (priv->phy->phy_fixed[i]) {
2403 +                       spin_lock_irqsave(&priv->phy->lock, flags);
2404 +                       priv->link[i] = 0;
2405 +                       if (priv->soc->mdio_adjust_link)
2406 +                               priv->soc->mdio_adjust_link(priv, i);
2407 +                       spin_unlock_irqrestore(&priv->phy->lock, flags);
2408 +               } else if (priv->phy->phy[i]) {
2409 +                       phy_disconnect(priv->phy->phy[i]);
2410 +               }
2411 +}
2412 +
2413 +static void fe_phy_start(struct fe_priv *priv)
2414 +{
2415 +       unsigned long flags;
2416 +       int i;
2417 +
2418 +       for (i = 0; i < 8; i++) {
2419 +               if (priv->phy->phy_fixed[i]) {
2420 +                       spin_lock_irqsave(&priv->phy->lock, flags);
2421 +                       priv->link[i] = 1;
2422 +                       if (priv->soc->mdio_adjust_link)
2423 +                               priv->soc->mdio_adjust_link(priv, i);
2424 +                       spin_unlock_irqrestore(&priv->phy->lock, flags);
2425 +               } else if (priv->phy->phy[i]) {
2426 +                       phy_start(priv->phy->phy[i]);
2427 +               }
2428 +       }
2429 +}
2430 +
2431 +static void fe_phy_stop(struct fe_priv *priv)
2432 +{
2433 +       unsigned long flags;
2434 +       int i;
2435 +
2436 +       for (i = 0; i < 8; i++)
2437 +               if (priv->phy->phy_fixed[i]) {
2438 +                       spin_lock_irqsave(&priv->phy->lock, flags);
2439 +                       priv->link[i] = 0;
2440 +                       if (priv->soc->mdio_adjust_link)
2441 +                               priv->soc->mdio_adjust_link(priv, i);
2442 +                       spin_unlock_irqrestore(&priv->phy->lock, flags);
2443 +               } else if (priv->phy->phy[i]) {
2444 +                       phy_stop(priv->phy->phy[i]);
2445 +               }
2446 +}
2447 +
2448 +static struct fe_phy phy_ralink = {
2449 +       .connect = fe_phy_connect,
2450 +       .disconnect = fe_phy_disconnect,
2451 +       .start = fe_phy_start,
2452 +       .stop = fe_phy_stop,
2453 +};
2454 +
2455 +int fe_mdio_init(struct fe_priv *priv)
2456 +{
2457 +       struct device_node *mii_np;
2458 +       int err;
2459 +
2460 +       if (!priv->soc->mdio_read || !priv->soc->mdio_write)
2461 +               return 0;
2462 +
2463 +       spin_lock_init(&phy_ralink.lock);
2464 +       priv->phy = &phy_ralink;
2465 +
2466 +       mii_np = of_get_child_by_name(priv->device->of_node, "mdio-bus");
2467 +       if (!mii_np) {
2468 +               dev_err(priv->device, "no %s child node found", "mdio-bus");
2469 +               return -ENODEV;
2470 +       }
2471 +
2472 +       if (!of_device_is_available(mii_np)) {
2473 +               err = 0;
2474 +               goto err_put_node;
2475 +       }
2476 +
2477 +       priv->mii_bus = mdiobus_alloc();
2478 +       if (priv->mii_bus == NULL) {
2479 +               err = -ENOMEM;
2480 +               goto err_put_node;
2481 +       }
2482 +
2483 +       priv->mii_bus->name = "mdio";
2484 +       priv->mii_bus->read = priv->soc->mdio_read;
2485 +       priv->mii_bus->write = priv->soc->mdio_write;
2486 +       priv->mii_bus->reset = fe_mdio_reset;
2487 +       priv->mii_bus->irq = priv->mii_irq;
2488 +       priv->mii_bus->priv = priv;
2489 +       priv->mii_bus->parent = priv->device;
2490 +
2491 +       snprintf(priv->mii_bus->id, MII_BUS_ID_SIZE, "%s", mii_np->name);
2492 +       err = of_mdiobus_register(priv->mii_bus, mii_np);
2493 +       if (err)
2494 +               goto err_free_bus;
2495 +
2496 +       return 0;
2497 +
2498 +err_free_bus:
2499 +       kfree(priv->mii_bus);
2500 +err_put_node:
2501 +       of_node_put(mii_np);
2502 +       priv->mii_bus = NULL;
2503 +       return err;
2504 +}
2505 +
2506 +void fe_mdio_cleanup(struct fe_priv *priv)
2507 +{
2508 +       if (!priv->mii_bus)
2509 +               return;
2510 +
2511 +       mdiobus_unregister(priv->mii_bus);
2512 +       of_node_put(priv->mii_bus->dev.of_node);
2513 +       kfree(priv->mii_bus);
2514 +}
2515 --- /dev/null
2516 +++ b/drivers/net/ethernet/ralink/mdio.h
2517 @@ -0,0 +1,29 @@
2518 +/*
2519 + *   This program is free software; you can redistribute it and/or modify
2520 + *   it under the terms of the GNU General Public License as published by
2521 + *   the Free Software Foundation; version 2 of the License
2522 + *
2523 + *   This program is distributed in the hope that it will be useful,
2524 + *   but WITHOUT ANY WARRANTY; without even the implied warranty of
2525 + *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
2526 + *   GNU General Public License for more details.
2527 + *
2528 + *   You should have received a copy of the GNU General Public License
2529 + *   along with this program; if not, write to the Free Software
2530 + *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
2531 + *
2532 + *   Copyright (C) 2009-2013 John Crispin <blogic@openwrt.org>
2533 + */
2534 +
2535 +#ifndef _RALINK_MDIO_H__
2536 +#define _RALINK_MDIO_H__
2537 +
2538 +#ifdef CONFIG_NET_RALINK_MDIO
2539 +extern int fe_mdio_init(struct fe_priv *priv);
2540 +extern void fe_mdio_cleanup(struct fe_priv *priv);
2541 +extern int fe_connect_phy_node(struct fe_priv *priv, struct device_node *phy_node);
2542 +#else
2543 +static inline int fe_mdio_init(struct fe_priv *priv) { return 0; }
2544 +static inline void fe_mdio_cleanup(struct fe_priv *priv) {}
2545 +#endif
2546 +#endif
2547 --- /dev/null
2548 +++ b/drivers/net/ethernet/ralink/mdio_rt2880.c
2549 @@ -0,0 +1,232 @@
2550 +/*
2551 + *   This program is free software; you can redistribute it and/or modify
2552 + *   it under the terms of the GNU General Public License as published by
2553 + *   the Free Software Foundation; version 2 of the License
2554 + *
2555 + *   This program is distributed in the hope that it will be useful,
2556 + *   but WITHOUT ANY WARRANTY; without even the implied warranty of
2557 + *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
2558 + *   GNU General Public License for more details.
2559 + *
2560 + *   You should have received a copy of the GNU General Public License
2561 + *   along with this program; if not, write to the Free Software
2562 + *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
2563 + *
2564 + *   Copyright (C) 2009-2013 John Crispin <blogic@openwrt.org>
2565 + */
2566 +
2567 +#include <linux/module.h>
2568 +#include <linux/kernel.h>
2569 +#include <linux/types.h>
2570 +#include <linux/dma-mapping.h>
2571 +#include <linux/init.h>
2572 +#include <linux/skbuff.h>
2573 +#include <linux/etherdevice.h>
2574 +#include <linux/ethtool.h>
2575 +#include <linux/platform_device.h>
2576 +#include <linux/phy.h>
2577 +#include <linux/of_device.h>
2578 +#include <linux/clk.h>
2579 +#include <linux/of_net.h>
2580 +#include <linux/of_mdio.h>
2581 +
2582 +#include "ralink_soc_eth.h"
2583 +#include "mdio_rt2880.h"
2584 +#include "mdio.h"
2585 +
2586 +#define FE_MDIO_RETRY  1000
2587 +
2588 +static unsigned char *rt2880_speed_str(struct fe_priv *priv)
2589 +{
2590 +       switch (priv->phy->speed[0]) {
2591 +       case SPEED_1000:
2592 +               return "1000";
2593 +       case SPEED_100:
2594 +               return "100";
2595 +       case SPEED_10:
2596 +               return "10";
2597 +       }
2598 +
2599 +       return "?";
2600 +}
2601 +
2602 +void rt2880_mdio_link_adjust(struct fe_priv *priv, int port)
2603 +{
2604 +       u32 mdio_cfg;
2605 +
2606 +       if (!priv->link[0]) {
2607 +               netif_carrier_off(priv->netdev);
2608 +               netdev_info(priv->netdev, "link down\n");
2609 +               return;
2610 +       }
2611 +
2612 +       mdio_cfg = FE_MDIO_CFG_TX_CLK_SKEW_200 |
2613 +                  FE_MDIO_CFG_RX_CLK_SKEW_200 |
2614 +                  FE_MDIO_CFG_GP1_FRC_EN;
2615 +
2616 +       if (priv->phy->duplex[0] == DUPLEX_FULL)
2617 +               mdio_cfg |= FE_MDIO_CFG_GP1_DUPLEX;
2618 +
2619 +       if (priv->phy->tx_fc[0])
2620 +               mdio_cfg |= FE_MDIO_CFG_GP1_FC_TX;
2621 +
2622 +       if (priv->phy->rx_fc[0])
2623 +               mdio_cfg |= FE_MDIO_CFG_GP1_FC_RX;
2624 +
2625 +       switch (priv->phy->speed[0]) {
2626 +       case SPEED_10:
2627 +               mdio_cfg |= FE_MDIO_CFG_GP1_SPEED_10;
2628 +               break;
2629 +       case SPEED_100:
2630 +               mdio_cfg |= FE_MDIO_CFG_GP1_SPEED_100;
2631 +               break;
2632 +       case SPEED_1000:
2633 +               mdio_cfg |= FE_MDIO_CFG_GP1_SPEED_1000;
2634 +               break;
2635 +       default:
2636 +               BUG();
2637 +       }
2638 +
2639 +       fe_w32(mdio_cfg, FE_MDIO_CFG);
2640 +
2641 +       netif_carrier_on(priv->netdev);
2642 +       netdev_info(priv->netdev, "link up (%sMbps/%s duplex)\n",
2643 +                   rt2880_speed_str(priv),
2644 +                   (DUPLEX_FULL == priv->phy->duplex[0]) ? "Full" : "Half");
2645 +}
2646 +
2647 +static int rt2880_mdio_wait_ready(struct fe_priv *priv)
2648 +{
2649 +       int retries;
2650 +
2651 +       retries = FE_MDIO_RETRY;
2652 +       while (1) {
2653 +               u32 t;
2654 +
2655 +               t = fe_r32(FE_MDIO_ACCESS);
2656 +               if ((t & (0x1 << 31)) == 0)
2657 +                       return 0;
2658 +
2659 +               if (retries-- == 0)
2660 +                       break;
2661 +
2662 +               udelay(1);
2663 +       }
2664 +
2665 +       dev_err(priv->device, "MDIO operation timed out\n");
2666 +       return -ETIMEDOUT;
2667 +}
2668 +
2669 +int rt2880_mdio_read(struct mii_bus *bus, int phy_addr, int phy_reg)
2670 +{
2671 +       struct fe_priv *priv = bus->priv;
2672 +       int err;
2673 +       u32 t;
2674 +
2675 +       err = rt2880_mdio_wait_ready(priv);
2676 +       if (err)
2677 +               return 0xffff;
2678 +
2679 +       t = (phy_addr << 24) | (phy_reg << 16);
2680 +       fe_w32(t, FE_MDIO_ACCESS);
2681 +       t |= (1 << 31);
2682 +       fe_w32(t, FE_MDIO_ACCESS);
2683 +
2684 +       err = rt2880_mdio_wait_ready(priv);
2685 +       if (err)
2686 +               return 0xffff;
2687 +
2688 +       pr_info("%s: addr=%04x, reg=%04x, value=%04x\n", __func__,
2689 +               phy_addr, phy_reg, fe_r32(FE_MDIO_ACCESS) & 0xffff);
2690 +
2691 +       return fe_r32(FE_MDIO_ACCESS) & 0xffff;
2692 +}
2693 +
2694 +int rt2880_mdio_write(struct mii_bus *bus, int phy_addr, int phy_reg, u16 val)
2695 +{
2696 +       struct fe_priv *priv = bus->priv;
2697 +       int err;
2698 +       u32 t;
2699 +
2700 +       pr_info("%s: addr=%04x, reg=%04x, value=%04x\n", __func__,
2701 +               phy_addr, phy_reg, fe_r32(FE_MDIO_ACCESS) & 0xffff);
2702 +
2703 +       err = rt2880_mdio_wait_ready(priv);
2704 +       if (err)
2705 +               return err;
2706 +
2707 +       t = (1 << 30) | (phy_addr << 24) | (phy_reg << 16) | val;
2708 +       fe_w32(t, FE_MDIO_ACCESS);
2709 +       t |= (1 << 31);
2710 +       fe_w32(t, FE_MDIO_ACCESS);
2711 +
2712 +       return rt2880_mdio_wait_ready(priv);
2713 +}
2714 +
2715 +void rt2880_port_init(struct fe_priv *priv, struct device_node *np)
2716 +{
2717 +       const __be32 *id = of_get_property(np, "reg", NULL);
2718 +       const __be32 *link;
2719 +       int size;
2720 +       int phy_mode;
2721 +
2722 +       if (!id || (be32_to_cpu(*id) != 0)) {
2723 +               pr_err("%s: invalid port id\n", np->name);
2724 +               return;
2725 +       }
2726 +
2727 +       priv->phy->phy_fixed[0] = of_get_property(np, "ralink,fixed-link", &size);
2728 +       if (priv->phy->phy_fixed[0] && (size != (4 * sizeof(*priv->phy->phy_fixed[0])))) {
2729 +               pr_err("%s: invalid fixed link property\n", np->name);
2730 +               priv->phy->phy_fixed[0] = NULL;
2731 +               return;
2732 +       }
2733 +
2734 +       phy_mode = of_get_phy_mode(np);
2735 +       switch (phy_mode) {
2736 +       case PHY_INTERFACE_MODE_RGMII:
2737 +               break;
2738 +       case PHY_INTERFACE_MODE_MII:
2739 +               break;
2740 +       case PHY_INTERFACE_MODE_RMII:
2741 +               break;
2742 +       default:
2743 +               if (!priv->phy->phy_fixed[0])
2744 +                       dev_err(priv->device, "port %d - invalid phy mode\n", priv->phy->speed[0]);
2745 +               break;
2746 +       }
2747 +
2748 +       priv->phy->phy_node[0] = of_parse_phandle(np, "phy-handle", 0);
2749 +       if (!priv->phy->phy_node[0] && !priv->phy->phy_fixed[0])
2750 +               return;
2751 +
2752 +       if (priv->phy->phy_fixed[0]) {
2753 +               link = priv->phy->phy_fixed[0];
2754 +               priv->phy->speed[0] = be32_to_cpup(link++);
2755 +               priv->phy->duplex[0] = be32_to_cpup(link++);
2756 +               priv->phy->tx_fc[0] = be32_to_cpup(link++);
2757 +               priv->phy->rx_fc[0] = be32_to_cpup(link++);
2758 +
2759 +               priv->link[0] = 1;
2760 +               switch (priv->phy->speed[0]) {
2761 +               case SPEED_10:
2762 +                       break;
2763 +               case SPEED_100:
2764 +                       break;
2765 +               case SPEED_1000:
2766 +                       break;
2767 +               default:
2768 +                       dev_err(priv->device, "invalid link speed: %d\n", priv->phy->speed[0]);
2769 +                       priv->phy->phy_fixed[0] = 0;
2770 +                       return;
2771 +               }
2772 +               dev_info(priv->device, "using fixed link parameters\n");
2773 +               rt2880_mdio_link_adjust(priv, 0);
2774 +               return;
2775 +       }
2776 +       if (priv->phy->phy_node[0] && priv->mii_bus->phy_map[0]) {
2777 +               fe_connect_phy_node(priv, priv->phy->phy_node[0]);
2778 +       }
2779 +
2780 +       return;
2781 +}
2782 --- /dev/null
2783 +++ b/drivers/net/ethernet/ralink/mdio_rt2880.h
2784 @@ -0,0 +1,26 @@
2785 +/*
2786 + *   This program is free software; you can redistribute it and/or modify
2787 + *   it under the terms of the GNU General Public License as published by
2788 + *   the Free Software Foundation; version 2 of the License
2789 + *
2790 + *   This program is distributed in the hope that it will be useful,
2791 + *   but WITHOUT ANY WARRANTY; without even the implied warranty of
2792 + *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
2793 + *   GNU General Public License for more details.
2794 + *
2795 + *   You should have received a copy of the GNU General Public License
2796 + *   along with this program; if not, write to the Free Software
2797 + *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
2798 + *
2799 + *   Copyright (C) 2009-2013 John Crispin <blogic@openwrt.org>
2800 + */
2801 +
2802 +#ifndef _RALINK_MDIO_RT2880_H__
2803 +#define _RALINK_MDIO_RT2880_H__
2804 +
2805 +void rt2880_mdio_link_adjust(struct fe_priv *priv, int port);
2806 +int rt2880_mdio_read(struct mii_bus *bus, int phy_addr, int phy_reg);
2807 +int rt2880_mdio_write(struct mii_bus *bus, int phy_addr, int phy_reg, u16 val);
2808 +void rt2880_port_init(struct fe_priv *priv, struct device_node *np);
2809 +
2810 +#endif
2811 --- /dev/null
2812 +++ b/drivers/net/ethernet/ralink/ralink_soc_eth.c
2813 @@ -0,0 +1,846 @@
2814 +/*
2815 + *   This program is free software; you can redistribute it and/or modify
2816 + *   it under the terms of the GNU General Public License as published by
2817 + *   the Free Software Foundation; version 2 of the License
2818 + *
2819 + *   This program is distributed in the hope that it will be useful,
2820 + *   but WITHOUT ANY WARRANTY; without even the implied warranty of
2821 + *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
2822 + *   GNU General Public License for more details.
2823 + *
2824 + *   You should have received a copy of the GNU General Public License
2825 + *   along with this program; if not, write to the Free Software
2826 + *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
2827 + *
2828 + *   Copyright (C) 2009-2013 John Crispin <blogic@openwrt.org>
2829 + */
2830 +
2831 +#include <linux/module.h>
2832 +#include <linux/kernel.h>
2833 +#include <linux/types.h>
2834 +#include <linux/dma-mapping.h>
2835 +#include <linux/init.h>
2836 +#include <linux/skbuff.h>
2837 +#include <linux/etherdevice.h>
2838 +#include <linux/ethtool.h>
2839 +#include <linux/platform_device.h>
2840 +#include <linux/of_device.h>
2841 +#include <linux/clk.h>
2842 +#include <linux/of_net.h>
2843 +#include <linux/of_mdio.h>
2844 +#include <linux/if_vlan.h>
2845 +#include <linux/reset.h>
2846 +
2847 +#include <asm/mach-ralink/ralink_regs.h>
2848 +
2849 +#include "ralink_soc_eth.h"
2850 +#include "esw_rt3052.h"
2851 +#include "mdio.h"
2852 +
2853 +#define TX_TIMEOUT             (2 * HZ)
2854 +#define        MAX_RX_LENGTH           1536
2855 +#define DMA_DUMMY_DESC         0xffffffff
2856 +
2857 +static const u32 fe_reg_table_default[FE_REG_COUNT] = {
2858 +       [FE_REG_PDMA_GLO_CFG] = FE_PDMA_GLO_CFG,
2859 +       [FE_REG_PDMA_RST_CFG] = FE_PDMA_RST_CFG,
2860 +       [FE_REG_DLY_INT_CFG] = FE_DLY_INT_CFG,
2861 +       [FE_REG_TX_BASE_PTR0] = FE_TX_BASE_PTR0,
2862 +       [FE_REG_TX_MAX_CNT0] = FE_TX_MAX_CNT0,
2863 +       [FE_REG_TX_CTX_IDX0] = FE_TX_CTX_IDX0,
2864 +       [FE_REG_RX_BASE_PTR0] = FE_RX_BASE_PTR0,
2865 +       [FE_REG_RX_MAX_CNT0] = FE_RX_MAX_CNT0,
2866 +       [FE_REG_RX_CALC_IDX0] = FE_RX_CALC_IDX0,
2867 +       [FE_REG_FE_INT_ENABLE] = FE_FE_INT_ENABLE,
2868 +       [FE_REG_FE_INT_STATUS] = FE_FE_INT_STATUS,
2869 +};
2870 +
2871 +static const u32 *fe_reg_table = fe_reg_table_default;
2872 +
2873 +static void __iomem *fe_base = 0;
2874 +
2875 +void fe_w32(u32 val, unsigned reg)
2876 +{
2877 +       __raw_writel(val, fe_base + reg);
2878 +}
2879 +
2880 +u32 fe_r32(unsigned reg)
2881 +{
2882 +       return __raw_readl(fe_base + reg);
2883 +}
2884 +
2885 +static inline void fe_reg_w32(u32 val, enum fe_reg reg)
2886 +{
2887 +       fe_w32(val, fe_reg_table[reg]);
2888 +}
2889 +
2890 +static inline u32 fe_reg_r32(enum fe_reg reg)
2891 +{
2892 +       return fe_r32(fe_reg_table[reg]);
2893 +}
2894 +
2895 +static inline void fe_int_disable(u32 mask)
2896 +{
2897 +       fe_reg_w32(fe_reg_r32(FE_REG_FE_INT_ENABLE) & ~mask,
2898 +                    FE_REG_FE_INT_ENABLE);
2899 +       /* flush write */
2900 +       fe_reg_r32(FE_REG_FE_INT_ENABLE);
2901 +}
2902 +
2903 +static inline void fe_int_enable(u32 mask)
2904 +{
2905 +       fe_reg_w32(fe_reg_r32(FE_REG_FE_INT_ENABLE) | mask,
2906 +                    FE_REG_FE_INT_ENABLE);
2907 +       /* flush write */
2908 +       fe_reg_r32(FE_REG_FE_INT_ENABLE);
2909 +}
2910 +
2911 +static inline void fe_hw_set_macaddr(struct fe_priv *priv, unsigned char *mac)
2912 +{
2913 +       unsigned long flags;
2914 +
2915 +       spin_lock_irqsave(&priv->page_lock, flags);
2916 +       fe_w32((mac[0] << 8) | mac[1], FE_GDMA1_MAC_ADRH);
2917 +       fe_w32((mac[2] << 24) | (mac[3] << 16) | (mac[4] << 8) | mac[5],
2918 +                    FE_GDMA1_MAC_ADRL);
2919 +       spin_unlock_irqrestore(&priv->page_lock, flags);
2920 +}
2921 +
2922 +static int fe_set_mac_address(struct net_device *dev, void *p)
2923 +{
2924 +       int ret = eth_mac_addr(dev, p);
2925 +
2926 +       if (!ret) {
2927 +               struct fe_priv *priv = netdev_priv(dev);
2928 +
2929 +               if (priv->soc->set_mac)
2930 +                       priv->soc->set_mac(priv, dev->dev_addr);
2931 +               else
2932 +                       fe_hw_set_macaddr(priv, p);
2933 +       }
2934 +
2935 +       return ret;
2936 +}
2937 +
2938 +static struct sk_buff* fe_alloc_skb(struct fe_priv *priv)
2939 +{
2940 +       struct sk_buff *skb;
2941 +
2942 +       skb = netdev_alloc_skb(priv->netdev, MAX_RX_LENGTH + NET_IP_ALIGN);
2943 +       if (!skb)
2944 +               return NULL;
2945 +
2946 +       skb_reserve(skb, NET_IP_ALIGN);
2947 +
2948 +       return skb;
2949 +}
2950 +
2951 +static int fe_alloc_rx(struct fe_priv *priv)
2952 +{
2953 +       int size = NUM_DMA_DESC * sizeof(struct fe_rx_dma);
2954 +       int i;
2955 +
2956 +       priv->rx_dma = dma_alloc_coherent(&priv->netdev->dev, size,
2957 +                                       &priv->rx_phys, GFP_ATOMIC);
2958 +       if (!priv->rx_dma)
2959 +               return -ENOMEM;
2960 +
2961 +       memset(priv->rx_dma, 0, size);
2962 +
2963 +       for (i = 0; i < NUM_DMA_DESC; i++) {
2964 +               priv->rx_skb[i] = fe_alloc_skb(priv);
2965 +               if (!priv->rx_skb[i])
2966 +                       return -ENOMEM;
2967 +       }
2968 +
2969 +       for (i = 0; i < NUM_DMA_DESC; i++) {
2970 +               dma_addr_t dma_addr = dma_map_single(&priv->netdev->dev,
2971 +                                               priv->rx_skb[i]->data,
2972 +                                               MAX_RX_LENGTH,
2973 +                                               DMA_FROM_DEVICE);
2974 +               priv->rx_dma[i].rxd1 = (unsigned int) dma_addr;
2975 +
2976 +               if (priv->soc->rx_dma)
2977 +                       priv->soc->rx_dma(priv, i, MAX_RX_LENGTH);
2978 +               else
2979 +                       priv->rx_dma[i].rxd2 = RX_DMA_LSO;
2980 +       }
2981 +       wmb();
2982 +
2983 +       fe_reg_w32(priv->rx_phys, FE_REG_RX_BASE_PTR0);
2984 +       fe_reg_w32(NUM_DMA_DESC, FE_REG_RX_MAX_CNT0);
2985 +       fe_reg_w32((NUM_DMA_DESC - 1), FE_REG_RX_CALC_IDX0);
2986 +       fe_reg_w32(FE_PST_DRX_IDX0, FE_REG_PDMA_RST_CFG);
2987 +
2988 +       return 0;
2989 +}
2990 +
2991 +static int fe_alloc_tx(struct fe_priv *priv)
2992 +{
2993 +       int size = NUM_DMA_DESC * sizeof(struct fe_tx_dma);
2994 +       int i;
2995 +
2996 +       priv->tx_free_idx = 0;
2997 +
2998 +       priv->tx_dma = dma_alloc_coherent(&priv->netdev->dev, size,
2999 +                                       &priv->tx_phys, GFP_ATOMIC);
3000 +       if (!priv->tx_dma)
3001 +               return -ENOMEM;
3002 +
3003 +       memset(priv->tx_dma, 0, size);
3004 +
3005 +       for (i = 0; i < NUM_DMA_DESC; i++) {
3006 +               if (priv->soc->tx_dma) {
3007 +                       priv->soc->tx_dma(priv, i, NULL);
3008 +                       continue;
3009 +               }
3010 +
3011 +               priv->tx_dma[i].txd2 = TX_DMA_LSO | TX_DMA_DONE;
3012 +               priv->tx_dma[i].txd4 = TX_DMA_QN(3) | TX_DMA_PN(1);
3013 +       }
3014 +
3015 +       fe_reg_w32(priv->tx_phys, FE_REG_TX_BASE_PTR0);
3016 +       fe_reg_w32(NUM_DMA_DESC, FE_REG_TX_MAX_CNT0);
3017 +       fe_reg_w32(0, FE_REG_TX_CTX_IDX0);
3018 +       fe_reg_w32(FE_PST_DTX_IDX0, FE_REG_PDMA_RST_CFG);
3019 +
3020 +       return 0;
3021 +}
3022 +
3023 +static void fe_free_dma(struct fe_priv *priv)
3024 +{
3025 +       int i;
3026 +
3027 +       for (i = 0; i < NUM_DMA_DESC; i++) {
3028 +               if (priv->rx_skb[i]) {
3029 +                       dma_unmap_single(&priv->netdev->dev, priv->rx_dma[i].rxd1,
3030 +                                               MAX_RX_LENGTH, DMA_FROM_DEVICE);
3031 +                       dev_kfree_skb_any(priv->rx_skb[i]);
3032 +                       priv->rx_skb[i] = NULL;
3033 +               }
3034 +
3035 +               if (priv->tx_skb[i]) {
3036 +                       dev_kfree_skb_any(priv->tx_skb[i]);
3037 +                       priv->tx_skb[i] = NULL;
3038 +               }
3039 +       }
3040 +
3041 +       if (priv->rx_dma) {
3042 +               int size = NUM_DMA_DESC * sizeof(struct fe_rx_dma);
3043 +               dma_free_coherent(&priv->netdev->dev, size, priv->rx_dma,
3044 +                                       priv->rx_phys);
3045 +       }
3046 +
3047 +       if (priv->tx_dma) {
3048 +               int size = NUM_DMA_DESC * sizeof(struct fe_tx_dma);
3049 +               dma_free_coherent(&priv->netdev->dev, size, priv->tx_dma,
3050 +                                       priv->tx_phys);
3051 +       }
3052 +
3053 +       netdev_reset_queue(priv->netdev);
3054 +}
3055 +
3056 +static void fe_start_tso(struct sk_buff *skb, struct net_device *dev, unsigned int nr_frags, int idx)
3057 +{
3058 +        struct fe_priv *priv = netdev_priv(dev);
3059 +       struct skb_frag_struct *frag;
3060 +       int i;
3061 +
3062 +       for (i = 0; i < nr_frags; i++) {
3063 +               dma_addr_t mapped_addr;
3064 +
3065 +               frag = &skb_shinfo(skb)->frags[i];
3066 +               mapped_addr = skb_frag_dma_map(&dev->dev, frag, 0, skb_frag_size(frag), DMA_TO_DEVICE);
3067 +               if (i % 2) {
3068 +                       idx = (idx + 1) % NUM_DMA_DESC;
3069 +                       priv->tx_dma[idx].txd1 = mapped_addr;
3070 +                       if (i == nr_frags - 1)
3071 +                               priv->tx_dma[idx].txd2 = TX_DMA_LSO | TX_DMA_PLEN0(frag->size);
3072 +                       else
3073 +                               priv->tx_dma[idx].txd2 = TX_DMA_PLEN0(frag->size);
3074 +               } else {
3075 +                       priv->tx_dma[idx].txd3 = mapped_addr;
3076 +                       if (i == nr_frags - 1)
3077 +                               priv->tx_dma[idx].txd2 |= TX_DMA_LS1 | TX_DMA_PLEN1(frag->size);
3078 +                       else
3079 +                               priv->tx_dma[idx].txd2 |= TX_DMA_PLEN1(frag->size);
3080 +               }
3081 +       }
3082 +}
3083 +
3084 +static int fe_start_xmit(struct sk_buff *skb, struct net_device *dev)
3085 +{
3086 +       unsigned int nr_frags = skb_shinfo(skb)->nr_frags;
3087 +       struct fe_priv *priv = netdev_priv(dev);
3088 +       dma_addr_t mapped_addr;
3089 +       u32 tx_next, tx, tx_num = 1;
3090 +       int i;
3091 +
3092 +       if (priv->soc->min_pkt_len) {
3093 +               if (skb->len < priv->soc->min_pkt_len) {
3094 +                       if (skb_padto(skb, priv->soc->min_pkt_len)) {
3095 +                               printk(KERN_ERR
3096 +                                      "fe_eth: skb_padto failed\n");
3097 +                               kfree_skb(skb);
3098 +                               return 0;
3099 +                       }
3100 +                       skb_put(skb, priv->soc->min_pkt_len - skb->len);
3101 +               }
3102 +       }
3103 +
3104 +       dev->trans_start = jiffies;
3105 +       mapped_addr = dma_map_single(&priv->netdev->dev, skb->data,
3106 +                               skb->len, DMA_TO_DEVICE);
3107 +
3108 +       spin_lock(&priv->page_lock);
3109 +
3110 +       tx = fe_reg_r32(FE_REG_TX_CTX_IDX0);
3111 +       if (priv->soc->tso && nr_frags)
3112 +               tx_num += nr_frags >> 1;
3113 +       tx_next = (tx + tx_num) % NUM_DMA_DESC;
3114 +       if ((priv->tx_skb[tx]) || (priv->tx_skb[tx_next]) ||
3115 +                       !(priv->tx_dma[tx].txd2 & TX_DMA_DONE) ||
3116 +                       !(priv->tx_dma[tx_next].txd2 & TX_DMA_DONE))
3117 +       {
3118 +               spin_unlock(&priv->page_lock);
3119 +               dev->stats.tx_dropped++;
3120 +               kfree_skb(skb);
3121 +
3122 +               return NETDEV_TX_OK;
3123 +       }
3124 +
3125 +       if (priv->soc->tso) {
3126 +               int t = tx_num;
3127 +
3128 +               priv->tx_skb[(tx + t - 1) % NUM_DMA_DESC] = skb;
3129 +               while (--t)
3130 +                       priv->tx_skb[(tx + t - 1) % NUM_DMA_DESC] = (struct sk_buff *) DMA_DUMMY_DESC;
3131 +       } else {
3132 +               priv->tx_skb[tx] = skb;
3133 +       }
3134 +       priv->tx_dma[tx].txd1 = (unsigned int) mapped_addr;
3135 +       wmb();
3136 +
3137 +       priv->tx_dma[tx].txd4 &= ~0x80;
3138 +       if (priv->soc->tx_dma)
3139 +               priv->soc->tx_dma(priv, tx, skb);
3140 +       else
3141 +               priv->tx_dma[tx].txd2 = TX_DMA_LSO | TX_DMA_PLEN0(skb->len);
3142 +
3143 +       if (skb->ip_summed == CHECKSUM_PARTIAL)
3144 +               priv->tx_dma[tx].txd4 |= TX_DMA_CHKSUM;
3145 +       else
3146 +               priv->tx_dma[tx].txd4 &= ~TX_DMA_CHKSUM;
3147 +
3148 +       if (priv->soc->tso)
3149 +               fe_start_tso(skb, dev, nr_frags, tx);
3150 +
3151 +       if (skb_shinfo(skb)->gso_segs > 1) {
3152 +               struct iphdr *iph = NULL;
3153 +               struct tcphdr *th = NULL;
3154 +               struct ipv6hdr *ip6h = NULL;
3155 +
3156 +               ip6h = (struct ipv6hdr *) skb_network_header(skb);
3157 +               iph = (struct iphdr *) skb_network_header(skb);
3158 +               if ((iph->version == 4) && (iph->protocol == IPPROTO_TCP)) {
3159 +                       th = (struct tcphdr *)skb_transport_header(skb);
3160 +                       priv->tx_dma[tx].txd4 |= BIT(28);
3161 +                       th->check = htons(skb_shinfo(skb)->gso_size);
3162 +                       dma_cache_sync(NULL, th, sizeof(struct tcphdr), DMA_TO_DEVICE);
3163 +               } else if ((ip6h->version == 6) && (ip6h->nexthdr == NEXTHDR_TCP)) {
3164 +                       th = (struct tcphdr *)skb_transport_header(skb);
3165 +                       priv->tx_dma[tx].txd4 |= BIT(28);
3166 +                       th->check = htons(skb_shinfo(skb)->gso_size);
3167 +                       dma_cache_sync(NULL, th, sizeof(struct tcphdr), DMA_TO_DEVICE);
3168 +               }
3169 +       }
3170 +
3171 +       for (i = 0; i < tx_num; i++)
3172 +               dma_cache_sync(NULL,  &priv->tx_dma[tx + i], sizeof(struct fe_tx_dma), DMA_TO_DEVICE);
3173 +
3174 +       dev->stats.tx_packets++;
3175 +       dev->stats.tx_bytes += skb->len;
3176 +
3177 +       wmb();
3178 +       fe_reg_w32(tx_next, FE_REG_TX_CTX_IDX0);
3179 +       netdev_sent_queue(dev, skb->len);
3180 +
3181 +       spin_unlock(&priv->page_lock);
3182 +
3183 +       return NETDEV_TX_OK;
3184 +}
3185 +
3186 +static int fe_poll_rx(struct napi_struct *napi, int budget)
3187 +{
3188 +       struct fe_priv *priv = container_of(napi, struct fe_priv, rx_napi);
3189 +       int idx = fe_reg_r32(FE_REG_RX_CALC_IDX0);
3190 +       int complete = 0;
3191 +       int rx = 0;
3192 +
3193 +       while ((rx < budget) && !complete) {
3194 +               idx = (idx + 1) % NUM_DMA_DESC;
3195 +
3196 +               if (priv->rx_dma[idx].rxd2 & RX_DMA_DONE) {
3197 +                       struct sk_buff *new_skb = fe_alloc_skb(priv);
3198 +
3199 +                       if (new_skb) {
3200 +                               int pktlen = RX_DMA_PLEN0(priv->rx_dma[idx].rxd2);
3201 +                               dma_addr_t dma_addr;
3202 +
3203 +                               dma_unmap_single(&priv->netdev->dev, priv->rx_dma[idx].rxd1,
3204 +                                               MAX_RX_LENGTH, DMA_FROM_DEVICE);
3205 +
3206 +                               skb_put(priv->rx_skb[idx], pktlen);
3207 +                               priv->rx_skb[idx]->dev = priv->netdev;
3208 +                               priv->rx_skb[idx]->protocol = eth_type_trans(priv->rx_skb[idx], priv->netdev);
3209 +                               if (priv->rx_dma[idx].rxd4 & priv->soc->checksum_bit)
3210 +                                       priv->rx_skb[idx]->ip_summed = CHECKSUM_UNNECESSARY;
3211 +                               else
3212 +                                       priv->rx_skb[idx]->ip_summed = CHECKSUM_NONE;
3213 +                               priv->netdev->stats.rx_packets++;
3214 +                               priv->netdev->stats.rx_bytes += pktlen;
3215 +
3216 +#ifdef CONFIG_INET_LRO
3217 +                               if (priv->soc->get_skb_header && priv->rx_skb[idx]->ip_summed == CHECKSUM_UNNECESSARY)
3218 +                                       lro_receive_skb(&priv->lro_mgr, priv->rx_skb[idx], NULL);
3219 +                               else
3220 +#endif
3221 +                                       netif_receive_skb(priv->rx_skb[idx]);
3222 +
3223 +                               priv->rx_skb[idx] = new_skb;
3224 +
3225 +                               dma_addr = dma_map_single(&priv->netdev->dev,
3226 +                                                 new_skb->data,
3227 +                                                 MAX_RX_LENGTH,
3228 +                                                 DMA_FROM_DEVICE);
3229 +                               priv->rx_dma[idx].rxd1 = (unsigned int) dma_addr;
3230 +                               wmb();
3231 +                       } else {
3232 +                               priv->netdev->stats.rx_dropped++;
3233 +                       }
3234 +
3235 +                       if (priv->soc->rx_dma)
3236 +                               priv->soc->rx_dma(priv, idx, MAX_RX_LENGTH);
3237 +                       else
3238 +                               priv->rx_dma[idx].rxd2 = RX_DMA_LSO;
3239 +                       fe_reg_w32(idx, FE_REG_RX_CALC_IDX0);
3240 +
3241 +                       rx++;
3242 +               } else {
3243 +                       complete = 1;
3244 +               }
3245 +       }
3246 +
3247 +#ifdef CONFIG_INET_LRO
3248 +       if (priv->soc->get_skb_header)
3249 +               lro_flush_all(&priv->lro_mgr);
3250 +#endif
3251 +       if (complete) {
3252 +               napi_complete(&priv->rx_napi);
3253 +               fe_int_enable(priv->soc->rx_dly_int);
3254 +       }
3255 +
3256 +       return rx;
3257 +}
3258 +
3259 +static void fe_tx_housekeeping(unsigned long ptr)
3260 +{
3261 +       struct net_device *dev = (struct net_device*)ptr;
3262 +       struct fe_priv *priv = netdev_priv(dev);
3263 +       unsigned int bytes_compl = 0;
3264 +       unsigned int pkts_compl = 0;
3265 +
3266 +       spin_lock(&priv->page_lock);
3267 +       while (1) {
3268 +               struct fe_tx_dma *txd;
3269 +
3270 +               txd = &priv->tx_dma[priv->tx_free_idx];
3271 +
3272 +               if (!(txd->txd2 & TX_DMA_DONE) || !(priv->tx_skb[priv->tx_free_idx]))
3273 +                       break;
3274 +
3275 +               if (priv->tx_skb[priv->tx_free_idx] != (struct sk_buff *) DMA_DUMMY_DESC) {
3276 +                       bytes_compl += priv->tx_skb[priv->tx_free_idx]->len;
3277 +                       dev_kfree_skb_irq(priv->tx_skb[priv->tx_free_idx]);
3278 +               }
3279 +               pkts_compl++;
3280 +               priv->tx_skb[priv->tx_free_idx] = NULL;
3281 +               priv->tx_free_idx++;
3282 +               if (priv->tx_free_idx >= NUM_DMA_DESC)
3283 +                       priv->tx_free_idx = 0;
3284 +       }
3285 +
3286 +       netdev_completed_queue(priv->netdev, pkts_compl, bytes_compl);
3287 +        spin_unlock(&priv->page_lock);
3288 +
3289 +       fe_int_enable(priv->soc->tx_dly_int);
3290 +}
3291 +
3292 +static void fe_tx_timeout(struct net_device *dev)
3293 +{
3294 +       struct fe_priv *priv = netdev_priv(dev);
3295 +
3296 +        tasklet_schedule(&priv->tx_tasklet);
3297 +       priv->netdev->stats.tx_errors++;
3298 +       netdev_err(dev, "transmit timed out, waking up the queue\n");
3299 +       netif_wake_queue(dev);
3300 +}
3301 +
3302 +static irqreturn_t fe_handle_irq(int irq, void *dev)
3303 +{
3304 +       struct fe_priv *priv = netdev_priv(dev);
3305 +       unsigned int status;
3306 +       unsigned int mask;
3307 +
3308 +       status = fe_reg_r32(FE_REG_FE_INT_STATUS);
3309 +       mask = fe_reg_r32(FE_REG_FE_INT_ENABLE);
3310 +
3311 +       if (!(status & mask))
3312 +               return IRQ_NONE;
3313 +
3314 +       if (status & priv->soc->rx_dly_int) {
3315 +               fe_int_disable(priv->soc->rx_dly_int);
3316 +               napi_schedule(&priv->rx_napi);
3317 +       }
3318 +
3319 +       if (status & priv->soc->tx_dly_int) {
3320 +               fe_int_disable(priv->soc->tx_dly_int);
3321 +               tasklet_schedule(&priv->tx_tasklet);
3322 +       }
3323 +
3324 +       fe_reg_w32(status, FE_REG_FE_INT_STATUS);
3325 +
3326 +       return IRQ_HANDLED;
3327 +}
3328 +
3329 +static int fe_hw_init(struct net_device *dev)
3330 +{
3331 +       struct fe_priv *priv = netdev_priv(dev);
3332 +       int err;
3333 +
3334 +       err = devm_request_irq(priv->device, dev->irq, fe_handle_irq, 0,
3335 +                               dev_name(priv->device), dev);
3336 +       if (err)
3337 +               return err;
3338 +
3339 +       err = fe_alloc_rx(priv);
3340 +       if (!err)
3341 +               err = fe_alloc_tx(priv);
3342 +       if (err)
3343 +               return err;
3344 +
3345 +       if (priv->soc->set_mac)
3346 +               priv->soc->set_mac(priv, dev->dev_addr);
3347 +       else
3348 +               fe_hw_set_macaddr(priv, dev->dev_addr);
3349 +
3350 +       fe_reg_w32(FE_DELAY_INIT, FE_REG_DLY_INT_CFG);
3351 +
3352 +       fe_int_disable(priv->soc->tx_dly_int | priv->soc->rx_dly_int);
3353 +
3354 +       tasklet_init(&priv->tx_tasklet, fe_tx_housekeeping, (unsigned long)dev);
3355 +
3356 +       if (priv->soc->fwd_config) {
3357 +               priv->soc->fwd_config(priv);
3358 +       } else {
3359 +               unsigned long sysclk = priv->sysclk;
3360 +
3361 +               if (!sysclk) {
3362 +                       netdev_err(dev, "unable to get clock\n");
3363 +                       return -EINVAL;
3364 +               }
3365 +
3366 +               sysclk /= FE_US_CYC_CNT_DIVISOR;
3367 +               sysclk <<= FE_US_CYC_CNT_SHIFT;
3368 +
3369 +               fe_w32((fe_r32(FE_FE_GLO_CFG) &
3370 +                       ~(FE_US_CYC_CNT_MASK << FE_US_CYC_CNT_SHIFT)) | sysclk,
3371 +                       FE_FE_GLO_CFG);
3372 +
3373 +               fe_w32(fe_r32(FE_GDMA1_FWD_CFG) & ~0xffff, FE_GDMA1_FWD_CFG);
3374 +               fe_w32(fe_r32(FE_GDMA1_FWD_CFG) | (FE_GDM1_ICS_EN | FE_GDM1_TCS_EN | FE_GDM1_UCS_EN),
3375 +                       FE_GDMA1_FWD_CFG);
3376 +               fe_w32(fe_r32(FE_CDMA_CSG_CFG) | (FE_ICS_GEN_EN | FE_TCS_GEN_EN | FE_UCS_GEN_EN),
3377 +                       FE_CDMA_CSG_CFG);
3378 +               fe_w32(FE_PSE_FQFC_CFG_INIT, FE_PSE_FQ_CFG);
3379 +       }
3380 +
3381 +       fe_w32(1, FE_FE_RST_GL);
3382 +       fe_w32(0, FE_FE_RST_GL);
3383 +
3384 +       return 0;
3385 +}
3386 +
3387 +static int fe_open(struct net_device *dev)
3388 +{
3389 +       struct fe_priv *priv = netdev_priv(dev);
3390 +       unsigned long flags;
3391 +       u32 val;
3392 +
3393 +       spin_lock_irqsave(&priv->page_lock, flags);
3394 +       napi_enable(&priv->rx_napi);
3395 +
3396 +       val = FE_TX_WB_DDONE | FE_RX_DMA_EN | FE_TX_DMA_EN;
3397 +       val |= priv->soc->pdma_glo_cfg;
3398 +       fe_reg_w32(val, FE_REG_PDMA_GLO_CFG);
3399 +
3400 +       spin_unlock_irqrestore(&priv->page_lock, flags);
3401 +
3402 +       if (priv->phy)
3403 +               priv->phy->start(priv);
3404 +
3405 +       if (priv->soc->has_carrier && priv->soc->has_carrier(priv))
3406 +               netif_carrier_on(dev);
3407 +
3408 +       netif_start_queue(dev);
3409 +       fe_int_enable(priv->soc->tx_dly_int | priv->soc->rx_dly_int);
3410 +
3411 +       return 0;
3412 +}
3413 +
3414 +static int fe_stop(struct net_device *dev)
3415 +{
3416 +       struct fe_priv *priv = netdev_priv(dev);
3417 +       unsigned long flags;
3418 +
3419 +       fe_int_disable(priv->soc->tx_dly_int | priv->soc->rx_dly_int);
3420 +
3421 +       netif_stop_queue(dev);
3422 +
3423 +       if (priv->phy)
3424 +               priv->phy->stop(priv);
3425 +
3426 +       spin_lock_irqsave(&priv->page_lock, flags);
3427 +       napi_disable(&priv->rx_napi);
3428 +
3429 +       fe_reg_w32(fe_reg_r32(FE_REG_PDMA_GLO_CFG) &
3430 +                    ~(FE_TX_WB_DDONE | FE_RX_DMA_EN | FE_TX_DMA_EN),
3431 +                    FE_REG_PDMA_GLO_CFG);
3432 +       spin_unlock_irqrestore(&priv->page_lock, flags);
3433 +
3434 +       return 0;
3435 +}
3436 +
3437 +static int __init fe_init(struct net_device *dev)
3438 +{
3439 +       struct fe_priv *priv = netdev_priv(dev);
3440 +       struct device_node *port;
3441 +       int err;
3442 +
3443 +       BUG_ON(!priv->soc->reset_fe);
3444 +       priv->soc->reset_fe();
3445 +
3446 +       if (priv->soc->switch_init)
3447 +               priv->soc->switch_init(priv);
3448 +
3449 +       net_srandom(jiffies);
3450 +       memcpy(dev->dev_addr, priv->soc->mac, ETH_ALEN);
3451 +       of_get_mac_address_mtd(priv->device->of_node, dev->dev_addr);
3452 +
3453 +       err = fe_mdio_init(priv);
3454 +       if (err)
3455 +               return err;
3456 +
3457 +       if (priv->phy) {
3458 +               err = priv->phy->connect(priv);
3459 +               if (err)
3460 +                       goto err_mdio_cleanup;
3461 +       }
3462 +
3463 +       if (priv->soc->port_init)
3464 +               for_each_child_of_node(priv->device->of_node, port)
3465 +                       if (of_device_is_compatible(port, "ralink,eth-port") && of_device_is_available(port))
3466 +                               priv->soc->port_init(priv, port);
3467 +
3468 +       err = fe_hw_init(dev);
3469 +       if (err)
3470 +               goto err_phy_disconnect;
3471 +
3472 +       if (priv->soc->switch_config)
3473 +               priv->soc->switch_config(priv);
3474 +
3475 +       return 0;
3476 +
3477 +err_phy_disconnect:
3478 +       if (priv->phy)
3479 +               priv->phy->disconnect(priv);
3480 +err_mdio_cleanup:
3481 +       fe_mdio_cleanup(priv);
3482 +
3483 +       return err;
3484 +}
3485 +
3486 +static void fe_uninit(struct net_device *dev)
3487 +{
3488 +       struct fe_priv *priv = netdev_priv(dev);
3489 +
3490 +       tasklet_kill(&priv->tx_tasklet);
3491 +
3492 +       if (priv->phy)
3493 +               priv->phy->disconnect(priv);
3494 +       fe_mdio_cleanup(priv);
3495 +
3496 +       fe_reg_w32(0, FE_REG_FE_INT_ENABLE);
3497 +       free_irq(dev->irq, dev);
3498 +
3499 +       fe_free_dma(priv);
3500 +}
3501 +
3502 +static const struct net_device_ops fe_netdev_ops = {
3503 +       .ndo_init               = fe_init,
3504 +       .ndo_uninit             = fe_uninit,
3505 +       .ndo_open               = fe_open,
3506 +       .ndo_stop               = fe_stop,
3507 +       .ndo_start_xmit         = fe_start_xmit,
3508 +       .ndo_tx_timeout         = fe_tx_timeout,
3509 +       .ndo_set_mac_address    = fe_set_mac_address,
3510 +       .ndo_change_mtu         = eth_change_mtu,
3511 +       .ndo_validate_addr      = eth_validate_addr,
3512 +};
3513 +
3514 +static int fe_probe(struct platform_device *pdev)
3515 +{
3516 +       struct resource *res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
3517 +       const struct of_device_id *match;
3518 +       struct fe_soc_data *soc = NULL;
3519 +       struct net_device *netdev;
3520 +       struct fe_priv *priv;
3521 +       struct clk *sysclk;
3522 +       int err;
3523 +
3524 +       device_reset(&pdev->dev);
3525 +
3526 +       match = of_match_device(of_fe_match, &pdev->dev);
3527 +       soc = (struct fe_soc_data *) match->data;
3528 +
3529 +       if (soc->init_data)
3530 +               soc->init_data(soc);
3531 +       if (soc->reg_table)
3532 +               fe_reg_table = soc->reg_table;
3533 +
3534 +       fe_base = devm_request_and_ioremap(&pdev->dev, res);
3535 +       if (!fe_base)
3536 +               return -ENOMEM;
3537 +
3538 +       netdev = alloc_etherdev(sizeof(struct fe_priv));
3539 +       if (!netdev) {
3540 +               dev_err(&pdev->dev, "alloc_etherdev failed\n");
3541 +               return -ENOMEM;
3542 +       }
3543 +
3544 +       strcpy(netdev->name, "eth%d");
3545 +       netdev->netdev_ops = &fe_netdev_ops;
3546 +       netdev->base_addr = (unsigned long) fe_base;
3547 +       netdev->watchdog_timeo = TX_TIMEOUT;
3548 +       netdev->features |= NETIF_F_IP_CSUM | NETIF_F_RXCSUM;
3549 +
3550 +       if (fe_reg_table[FE_REG_FE_DMA_VID_BASE])
3551 +               netdev->features |= NETIF_F_HW_VLAN_CTAG_TX;
3552 +
3553 +       if (soc->tso) {
3554 +               dev_info(&pdev->dev, "Enabling TSO\n");
3555 +               netdev->features |= NETIF_F_SG | NETIF_F_TSO | NETIF_F_TSO6 | NETIF_F_IPV6_CSUM;
3556 +       }
3557 +
3558 +       netdev->hw_features = netdev->vlan_features = netdev->features;
3559 +
3560 +       netdev->irq = platform_get_irq(pdev, 0);
3561 +       if (netdev->irq < 0) {
3562 +               dev_err(&pdev->dev, "no IRQ resource found\n");
3563 +               kfree(netdev);
3564 +               return -ENXIO;
3565 +       }
3566 +
3567 +       priv = netdev_priv(netdev);
3568 +       memset(priv, 0, sizeof(struct fe_priv));
3569 +       spin_lock_init(&priv->page_lock);
3570 +
3571 +       sysclk = devm_clk_get(&pdev->dev, NULL);
3572 +       if (!IS_ERR(sysclk))
3573 +               priv->sysclk = clk_get_rate(sysclk);
3574 +
3575 +       priv->netdev = netdev;
3576 +       priv->device = &pdev->dev;
3577 +       priv->soc = soc;
3578 +
3579 +       err = register_netdev(netdev);
3580 +       if (err) {
3581 +               dev_err(&pdev->dev, "error bringing up device\n");
3582 +               kfree(netdev);
3583 +               return err;
3584 +       }
3585 +       netif_napi_add(netdev, &priv->rx_napi, fe_poll_rx, 32);
3586 +
3587 +#ifdef CONFIG_INET_LRO
3588 +       if (priv->soc->get_skb_header) {
3589 +               priv->lro_mgr.dev = netdev;
3590 +               memset(&priv->lro_mgr.stats, 0, sizeof(priv->lro_mgr.stats));
3591 +               priv->lro_mgr.features = LRO_F_NAPI;
3592 +               priv->lro_mgr.ip_summed = CHECKSUM_UNNECESSARY;
3593 +               priv->lro_mgr.ip_summed_aggr = CHECKSUM_UNNECESSARY;
3594 +               priv->lro_mgr.max_desc = ARRAY_SIZE(priv->lro_arr);
3595 +               priv->lro_mgr.max_aggr = 64;
3596 +               priv->lro_mgr.frag_align_pad = 0;
3597 +               priv->lro_mgr.lro_arr = priv->lro_arr;
3598 +               priv->lro_mgr.get_skb_header = priv->soc->get_skb_header;
3599 +       }
3600 +#endif
3601 +
3602 +       platform_set_drvdata(pdev, netdev);
3603 +
3604 +       netdev_info(netdev, "done loading\n");
3605 +
3606 +       return 0;
3607 +}
3608 +
3609 +static int fe_remove(struct platform_device *pdev)
3610 +{
3611 +        struct net_device *dev = platform_get_drvdata(pdev);
3612 +       struct fe_priv *priv = netdev_priv(dev);
3613 +
3614 +       netif_stop_queue(dev);
3615 +       netif_napi_del(&priv->rx_napi);
3616 +
3617 +       unregister_netdev(dev);
3618 +       free_netdev(dev);
3619 +
3620 +       return 0;
3621 +}
3622 +
3623 +static struct platform_driver fe_driver = {
3624 +       .probe = fe_probe,
3625 +       .remove = fe_remove,
3626 +       .driver = {
3627 +               .name = "ralink_soc_eth",
3628 +               .owner = THIS_MODULE,
3629 +               .of_match_table = of_fe_match,
3630 +       },
3631 +};
3632 +
3633 +static int __init init_rtfe(void)
3634 +{
3635 +       int ret;
3636 +
3637 +       ret = rtesw_init();
3638 +       if (ret)
3639 +               return ret;
3640 +
3641 +       ret = platform_driver_register(&fe_driver);
3642 +       if (ret)
3643 +               rtesw_exit();
3644 +
3645 +       return ret;
3646 +}
3647 +
3648 +static void __exit exit_rtfe(void)
3649 +{
3650 +       platform_driver_unregister(&fe_driver);
3651 +       rtesw_exit();
3652 +}
3653 +
3654 +module_init(init_rtfe);
3655 +module_exit(exit_rtfe);
3656 +
3657 +MODULE_LICENSE("GPL");
3658 +MODULE_AUTHOR("John Crispin <blogic@openwrt.org>");
3659 +MODULE_DESCRIPTION("Ethernet driver for Ralink SoC");
3660 --- /dev/null
3661 +++ b/drivers/net/ethernet/ralink/ralink_soc_eth.h
3662 @@ -0,0 +1,384 @@
3663 +/*
3664 + *   This program is free software; you can redistribute it and/or modify
3665 + *   it under the terms of the GNU General Public License as published by
3666 + *   the Free Software Foundation; version 2 of the License
3667 + *
3668 + *   This program is distributed in the hope that it will be useful,
3669 + *   but WITHOUT ANY WARRANTY; without even the implied warranty of
3670 + *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
3671 + *   GNU General Public License for more details.
3672 + *
3673 + *   You should have received a copy of the GNU General Public License
3674 + *   along with this program; if not, write to the Free Software
3675 + *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
3676 + *
3677 + *   based on Ralink SDK3.3
3678 + *   Copyright (C) 2009-2013 John Crispin <blogic@openwrt.org>
3679 + */
3680 +
3681 +#ifndef FE_ETH_H
3682 +#define FE_ETH_H
3683 +
3684 +#include <linux/mii.h>
3685 +#include <linux/interrupt.h>
3686 +#include <linux/netdevice.h>
3687 +#include <linux/dma-mapping.h>
3688 +#include <linux/phy.h>
3689 +#include <linux/inet_lro.h>
3690 +
3691 +
3692 +enum fe_reg {
3693 +       FE_REG_PDMA_GLO_CFG = 0,
3694 +       FE_REG_PDMA_RST_CFG,
3695 +       FE_REG_DLY_INT_CFG,
3696 +       FE_REG_TX_BASE_PTR0,
3697 +       FE_REG_TX_MAX_CNT0,
3698 +       FE_REG_TX_CTX_IDX0,
3699 +       FE_REG_RX_BASE_PTR0,
3700 +       FE_REG_RX_MAX_CNT0,
3701 +       FE_REG_RX_CALC_IDX0,
3702 +       FE_REG_FE_INT_ENABLE,
3703 +       FE_REG_FE_INT_STATUS,
3704 +       FE_REG_FE_DMA_VID_BASE,
3705 +       FE_REG_COUNT
3706 +};
3707 +
3708 +#define NUM_DMA_DESC           0x100
3709 +
3710 +#define FE_DELAY_EN_INT                0x80
3711 +#define FE_DELAY_MAX_INT       0x04
3712 +#define FE_DELAY_MAX_TOUT      0x04
3713 +#define FE_DELAY_CHAN          (((FE_DELAY_EN_INT | FE_DELAY_MAX_INT) << 8) | FE_DELAY_MAX_TOUT)
3714 +#define FE_DELAY_INIT          ((FE_DELAY_CHAN << 16) | FE_DELAY_CHAN)
3715 +#define FE_PSE_FQFC_CFG_INIT   0x80504000
3716 +
3717 +/* interrupt bits */
3718 +#define FE_CNT_PPE_AF          BIT(31)
3719 +#define FE_CNT_GDM_AF          BIT(29)
3720 +#define FE_PSE_P2_FC           BIT(26)
3721 +#define FE_PSE_BUF_DROP                BIT(24)
3722 +#define FE_GDM_OTHER_DROP      BIT(23)
3723 +#define FE_PSE_P1_FC           BIT(22)
3724 +#define FE_PSE_P0_FC           BIT(21)
3725 +#define FE_PSE_FQ_EMPTY                BIT(20)
3726 +#define FE_GE1_STA_CHG         BIT(18)
3727 +#define FE_TX_COHERENT         BIT(17)
3728 +#define FE_RX_COHERENT         BIT(16)
3729 +#define FE_TX_DONE_INT3                BIT(11)
3730 +#define FE_TX_DONE_INT2                BIT(10)
3731 +#define FE_TX_DONE_INT1                BIT(9)
3732 +#define FE_TX_DONE_INT0                BIT(8)
3733 +#define FE_RX_DONE_INT0                BIT(2)
3734 +#define FE_TX_DLY_INT          BIT(1)
3735 +#define FE_RX_DLY_INT          BIT(0)
3736 +
3737 +#define RT5350_RX_DLY_INT      BIT(30)
3738 +#define RT5350_TX_DLY_INT      BIT(28)
3739 +
3740 +/* registers */
3741 +#define FE_FE_OFFSET           0x0000
3742 +#define FE_GDMA_OFFSET         0x0020
3743 +#define FE_PSE_OFFSET          0x0040
3744 +#define FE_GDMA2_OFFSET                0x0060
3745 +#define FE_CDMA_OFFSET         0x0080
3746 +#define FE_DMA_VID0            0x00a8
3747 +#define FE_PDMA_OFFSET         0x0100
3748 +#define FE_PPE_OFFSET          0x0200
3749 +#define FE_CMTABLE_OFFSET      0x0400
3750 +#define FE_POLICYTABLE_OFFSET  0x1000
3751 +
3752 +#define RT5350_PDMA_OFFSET     0x0800
3753 +#define RT5350_SDM_OFFSET      0x0c00
3754 +
3755 +#define FE_MDIO_ACCESS         (FE_FE_OFFSET + 0x00)
3756 +#define FE_MDIO_CFG            (FE_FE_OFFSET + 0x04)
3757 +#define FE_FE_GLO_CFG          (FE_FE_OFFSET + 0x08)
3758 +#define FE_FE_RST_GL           (FE_FE_OFFSET + 0x0C)
3759 +#define FE_FE_INT_STATUS       (FE_FE_OFFSET + 0x10)
3760 +#define FE_FE_INT_ENABLE       (FE_FE_OFFSET + 0x14)
3761 +#define FE_MDIO_CFG2           (FE_FE_OFFSET + 0x18)
3762 +#define FE_FOC_TS_T            (FE_FE_OFFSET + 0x1C)
3763 +
3764 +#define        FE_GDMA1_FWD_CFG        (FE_GDMA_OFFSET + 0x00)
3765 +#define FE_GDMA1_SCH_CFG       (FE_GDMA_OFFSET + 0x04)
3766 +#define FE_GDMA1_SHPR_CFG      (FE_GDMA_OFFSET + 0x08)
3767 +#define FE_GDMA1_MAC_ADRL      (FE_GDMA_OFFSET + 0x0C)
3768 +#define FE_GDMA1_MAC_ADRH      (FE_GDMA_OFFSET + 0x10)
3769 +
3770 +#define        FE_GDMA2_FWD_CFG        (FE_GDMA2_OFFSET + 0x00)
3771 +#define FE_GDMA2_SCH_CFG       (FE_GDMA2_OFFSET + 0x04)
3772 +#define FE_GDMA2_SHPR_CFG      (FE_GDMA2_OFFSET + 0x08)
3773 +#define FE_GDMA2_MAC_ADRL      (FE_GDMA2_OFFSET + 0x0C)
3774 +#define FE_GDMA2_MAC_ADRH      (FE_GDMA2_OFFSET + 0x10)
3775 +
3776 +#define FE_PSE_FQ_CFG          (FE_PSE_OFFSET + 0x00)
3777 +#define FE_CDMA_FC_CFG         (FE_PSE_OFFSET + 0x04)
3778 +#define FE_GDMA1_FC_CFG                (FE_PSE_OFFSET + 0x08)
3779 +#define FE_GDMA2_FC_CFG                (FE_PSE_OFFSET + 0x0C)
3780 +
3781 +#define FE_CDMA_CSG_CFG                (FE_CDMA_OFFSET + 0x00)
3782 +#define FE_CDMA_SCH_CFG                (FE_CDMA_OFFSET + 0x04)
3783 +
3784 +#define MT7620A_GDMA_OFFSET            0x0600
3785 +#define        MT7620A_GDMA1_FWD_CFG           (MT7620A_GDMA_OFFSET + 0x00)
3786 +#define MT7620A_FE_GDMA1_SCH_CFG       (MT7620A_GDMA_OFFSET + 0x04)
3787 +#define MT7620A_FE_GDMA1_SHPR_CFG      (MT7620A_GDMA_OFFSET + 0x08)
3788 +#define MT7620A_FE_GDMA1_MAC_ADRL      (MT7620A_GDMA_OFFSET + 0x0C)
3789 +#define MT7620A_FE_GDMA1_MAC_ADRH      (MT7620A_GDMA_OFFSET + 0x10)
3790 +
3791 +#define RT5350_TX_BASE_PTR0    (RT5350_PDMA_OFFSET + 0x00)
3792 +#define RT5350_TX_MAX_CNT0     (RT5350_PDMA_OFFSET + 0x04)
3793 +#define RT5350_TX_CTX_IDX0     (RT5350_PDMA_OFFSET + 0x08)
3794 +#define RT5350_TX_DTX_IDX0     (RT5350_PDMA_OFFSET + 0x0C)
3795 +#define RT5350_TX_BASE_PTR1    (RT5350_PDMA_OFFSET + 0x10)
3796 +#define RT5350_TX_MAX_CNT1     (RT5350_PDMA_OFFSET + 0x14)
3797 +#define RT5350_TX_CTX_IDX1     (RT5350_PDMA_OFFSET + 0x18)
3798 +#define RT5350_TX_DTX_IDX1     (RT5350_PDMA_OFFSET + 0x1C)
3799 +#define RT5350_TX_BASE_PTR2    (RT5350_PDMA_OFFSET + 0x20)
3800 +#define RT5350_TX_MAX_CNT2     (RT5350_PDMA_OFFSET + 0x24)
3801 +#define RT5350_TX_CTX_IDX2     (RT5350_PDMA_OFFSET + 0x28)
3802 +#define RT5350_TX_DTX_IDX2     (RT5350_PDMA_OFFSET + 0x2C)
3803 +#define RT5350_TX_BASE_PTR3    (RT5350_PDMA_OFFSET + 0x30)
3804 +#define RT5350_TX_MAX_CNT3     (RT5350_PDMA_OFFSET + 0x34)
3805 +#define RT5350_TX_CTX_IDX3     (RT5350_PDMA_OFFSET + 0x38)
3806 +#define RT5350_TX_DTX_IDX3     (RT5350_PDMA_OFFSET + 0x3C)
3807 +#define RT5350_RX_BASE_PTR0    (RT5350_PDMA_OFFSET + 0x100)
3808 +#define RT5350_RX_MAX_CNT0     (RT5350_PDMA_OFFSET + 0x104)
3809 +#define RT5350_RX_CALC_IDX0    (RT5350_PDMA_OFFSET + 0x108)
3810 +#define RT5350_RX_DRX_IDX0     (RT5350_PDMA_OFFSET + 0x10C)
3811 +#define RT5350_RX_BASE_PTR1    (RT5350_PDMA_OFFSET + 0x110)
3812 +#define RT5350_RX_MAX_CNT1     (RT5350_PDMA_OFFSET + 0x114)
3813 +#define RT5350_RX_CALC_IDX1    (RT5350_PDMA_OFFSET + 0x118)
3814 +#define RT5350_RX_DRX_IDX1     (RT5350_PDMA_OFFSET + 0x11C)
3815 +#define RT5350_PDMA_GLO_CFG    (RT5350_PDMA_OFFSET + 0x204)
3816 +#define RT5350_PDMA_RST_CFG    (RT5350_PDMA_OFFSET + 0x208)
3817 +#define RT5350_DLY_INT_CFG     (RT5350_PDMA_OFFSET + 0x20c)
3818 +#define RT5350_FE_INT_STATUS   (RT5350_PDMA_OFFSET + 0x220)
3819 +#define RT5350_FE_INT_ENABLE   (RT5350_PDMA_OFFSET + 0x228)
3820 +#define RT5350_PDMA_SCH_CFG    (RT5350_PDMA_OFFSET + 0x280)
3821 +
3822 +#define FE_PDMA_GLO_CFG                (FE_PDMA_OFFSET + 0x00)
3823 +#define FE_PDMA_RST_CFG                (FE_PDMA_OFFSET + 0x04)
3824 +#define FE_PDMA_SCH_CFG                (FE_PDMA_OFFSET + 0x08)
3825 +#define FE_DLY_INT_CFG         (FE_PDMA_OFFSET + 0x0C)
3826 +#define FE_TX_BASE_PTR0                (FE_PDMA_OFFSET + 0x10)
3827 +#define FE_TX_MAX_CNT0         (FE_PDMA_OFFSET + 0x14)
3828 +#define FE_TX_CTX_IDX0         (FE_PDMA_OFFSET + 0x18)
3829 +#define FE_TX_DTX_IDX0         (FE_PDMA_OFFSET + 0x1C)
3830 +#define FE_TX_BASE_PTR1                (FE_PDMA_OFFSET + 0x20)
3831 +#define FE_TX_MAX_CNT1         (FE_PDMA_OFFSET + 0x24)
3832 +#define FE_TX_CTX_IDX1         (FE_PDMA_OFFSET + 0x28)
3833 +#define FE_TX_DTX_IDX1         (FE_PDMA_OFFSET + 0x2C)
3834 +#define FE_RX_BASE_PTR0                (FE_PDMA_OFFSET + 0x30)
3835 +#define FE_RX_MAX_CNT0         (FE_PDMA_OFFSET + 0x34)
3836 +#define FE_RX_CALC_IDX0                (FE_PDMA_OFFSET + 0x38)
3837 +#define FE_RX_DRX_IDX0         (FE_PDMA_OFFSET + 0x3C)
3838 +#define FE_TX_BASE_PTR2                (FE_PDMA_OFFSET + 0x40)
3839 +#define FE_TX_MAX_CNT2         (FE_PDMA_OFFSET + 0x44)
3840 +#define FE_TX_CTX_IDX2         (FE_PDMA_OFFSET + 0x48)
3841 +#define FE_TX_DTX_IDX2         (FE_PDMA_OFFSET + 0x4C)
3842 +#define FE_TX_BASE_PTR3                (FE_PDMA_OFFSET + 0x50)
3843 +#define FE_TX_MAX_CNT3         (FE_PDMA_OFFSET + 0x54)
3844 +#define FE_TX_CTX_IDX3         (FE_PDMA_OFFSET + 0x58)
3845 +#define FE_TX_DTX_IDX3         (FE_PDMA_OFFSET + 0x5C)
3846 +#define FE_RX_BASE_PTR1                (FE_PDMA_OFFSET + 0x60)
3847 +#define FE_RX_MAX_CNT1         (FE_PDMA_OFFSET + 0x64)
3848 +#define FE_RX_CALC_IDX1                (FE_PDMA_OFFSET + 0x68)
3849 +#define FE_RX_DRX_IDX1         (FE_PDMA_OFFSET + 0x6C)
3850 +
3851 +#define RT5350_SDM_CFG         (RT5350_SDM_OFFSET + 0x00)  //Switch DMA configuration
3852 +#define RT5350_SDM_RRING       (RT5350_SDM_OFFSET + 0x04)  //Switch DMA Rx Ring
3853 +#define RT5350_SDM_TRING       (RT5350_SDM_OFFSET + 0x08)  //Switch DMA Tx Ring
3854 +#define RT5350_SDM_MAC_ADRL    (RT5350_SDM_OFFSET + 0x0C)  //Switch MAC address LSB
3855 +#define RT5350_SDM_MAC_ADRH    (RT5350_SDM_OFFSET + 0x10)  //Switch MAC Address MSB
3856 +#define RT5350_SDM_TPCNT       (RT5350_SDM_OFFSET + 0x100) //Switch DMA Tx packet count
3857 +#define RT5350_SDM_TBCNT       (RT5350_SDM_OFFSET + 0x104) //Switch DMA Tx byte count
3858 +#define RT5350_SDM_RPCNT       (RT5350_SDM_OFFSET + 0x108) //Switch DMA rx packet count
3859 +#define RT5350_SDM_RBCNT       (RT5350_SDM_OFFSET + 0x10C) //Switch DMA rx byte count
3860 +#define RT5350_SDM_CS_ERR      (RT5350_SDM_OFFSET + 0x110) //Switch DMA rx checksum error count
3861 +
3862 +#define RT5350_SDM_ICS_EN      BIT(16)
3863 +#define RT5350_SDM_TCS_EN      BIT(17)
3864 +#define RT5350_SDM_UCS_EN      BIT(18)
3865 +
3866 +
3867 +/* MDIO_CFG register bits */
3868 +#define FE_MDIO_CFG_AUTO_POLL_EN       BIT(29)
3869 +#define FE_MDIO_CFG_GP1_BP_EN          BIT(16)
3870 +#define FE_MDIO_CFG_GP1_FRC_EN         BIT(15)
3871 +#define FE_MDIO_CFG_GP1_SPEED_10       (0 << 13)
3872 +#define FE_MDIO_CFG_GP1_SPEED_100      (1 << 13)
3873 +#define FE_MDIO_CFG_GP1_SPEED_1000     (2 << 13)
3874 +#define FE_MDIO_CFG_GP1_DUPLEX         BIT(12)
3875 +#define FE_MDIO_CFG_GP1_FC_TX          BIT(11)
3876 +#define FE_MDIO_CFG_GP1_FC_RX          BIT(10)
3877 +#define FE_MDIO_CFG_GP1_LNK_DWN                BIT(9)
3878 +#define FE_MDIO_CFG_GP1_AN_FAIL                BIT(8)
3879 +#define FE_MDIO_CFG_MDC_CLK_DIV_1      (0 << 6)
3880 +#define FE_MDIO_CFG_MDC_CLK_DIV_2      (1 << 6)
3881 +#define FE_MDIO_CFG_MDC_CLK_DIV_4      (2 << 6)
3882 +#define FE_MDIO_CFG_MDC_CLK_DIV_8      (3 << 6)
3883 +#define FE_MDIO_CFG_TURBO_MII_FREQ     BIT(5)
3884 +#define FE_MDIO_CFG_TURBO_MII_MODE     BIT(4)
3885 +#define FE_MDIO_CFG_RX_CLK_SKEW_0      (0 << 2)
3886 +#define FE_MDIO_CFG_RX_CLK_SKEW_200    (1 << 2)
3887 +#define FE_MDIO_CFG_RX_CLK_SKEW_400    (2 << 2)
3888 +#define FE_MDIO_CFG_RX_CLK_SKEW_INV    (3 << 2)
3889 +#define FE_MDIO_CFG_TX_CLK_SKEW_0      0
3890 +#define FE_MDIO_CFG_TX_CLK_SKEW_200    1
3891 +#define FE_MDIO_CFG_TX_CLK_SKEW_400    2
3892 +#define FE_MDIO_CFG_TX_CLK_SKEW_INV    3
3893 +
3894 +/* uni-cast port */
3895 +#define FE_GDM1_ICS_EN         BIT(22)
3896 +#define FE_GDM1_TCS_EN         BIT(21)
3897 +#define FE_GDM1_UCS_EN         BIT(20)
3898 +#define FE_GDM1_JMB_EN         BIT(19)
3899 +#define FE_GDM1_STRPCRC                BIT(16)
3900 +#define FE_GDM1_UFRC_P_CPU     (0 << 12)
3901 +#define FE_GDM1_UFRC_P_GDMA1   (1 << 12)
3902 +#define FE_GDM1_UFRC_P_PPE     (6 << 12)
3903 +
3904 +/* checksums */
3905 +#define FE_ICS_GEN_EN          BIT(2)
3906 +#define FE_UCS_GEN_EN          BIT(1)
3907 +#define FE_TCS_GEN_EN          BIT(0)
3908 +
3909 +/* dma ring */
3910 +#define FE_PST_DRX_IDX0                BIT(16)
3911 +#define FE_PST_DTX_IDX3                BIT(3)
3912 +#define FE_PST_DTX_IDX2                BIT(2)
3913 +#define FE_PST_DTX_IDX1                BIT(1)
3914 +#define FE_PST_DTX_IDX0                BIT(0)
3915 +
3916 +#define FE_TX_WB_DDONE         BIT(6)
3917 +#define FE_RX_DMA_BUSY         BIT(3)
3918 +#define FE_TX_DMA_BUSY         BIT(1)
3919 +#define FE_RX_DMA_EN           BIT(2)
3920 +#define FE_TX_DMA_EN           BIT(0)
3921 +
3922 +#define FE_PDMA_SIZE_4DWORDS   (0 << 4)
3923 +#define FE_PDMA_SIZE_8DWORDS   (1 << 4)
3924 +#define FE_PDMA_SIZE_16DWORDS  (2 << 4)
3925 +
3926 +#define FE_US_CYC_CNT_MASK     0xff
3927 +#define FE_US_CYC_CNT_SHIFT    0x8
3928 +#define FE_US_CYC_CNT_DIVISOR  1000000
3929 +
3930 +#define RX_DMA_PLEN0(_x)       (((_x) >> 16) & 0x3fff)
3931 +#define RX_DMA_LSO             BIT(30)
3932 +#define RX_DMA_DONE            BIT(31)
3933 +#define RX_DMA_L4VALID         BIT(30)
3934 +
3935 +struct fe_rx_dma {
3936 +       unsigned int rxd1;
3937 +       unsigned int rxd2;
3938 +       unsigned int rxd3;
3939 +       unsigned int rxd4;
3940 +} __packed __aligned(4);
3941 +
3942 +#define TX_DMA_PLEN0_MASK      ((0x3fff) << 16)
3943 +#define TX_DMA_PLEN0(_x)       (((_x) & 0x3fff) << 16)
3944 +#define TX_DMA_PLEN1(_x)       ((_x) & 0x3fff)
3945 +#define TX_DMA_LS1             BIT(14)
3946 +#define TX_DMA_LSO             BIT(30)
3947 +#define TX_DMA_DONE            BIT(31)
3948 +#define TX_DMA_QN(_x)          ((_x) << 16)
3949 +#define TX_DMA_PN(_x)          ((_x) << 24)
3950 +#define TX_DMA_QN_MASK         TX_DMA_QN(0x7)
3951 +#define TX_DMA_PN_MASK         TX_DMA_PN(0x7)
3952 +#define TX_DMA_CHKSUM          (0x7 << 29)
3953 +
3954 +struct fe_tx_dma {
3955 +       unsigned int txd1;
3956 +       unsigned int txd2;
3957 +       unsigned int txd3;
3958 +       unsigned int txd4;
3959 +} __packed __aligned(4);
3960 +
3961 +struct fe_priv;
3962 +
3963 +struct fe_phy {
3964 +       struct phy_device       *phy[8];
3965 +       struct device_node      *phy_node[8];
3966 +       const __be32            *phy_fixed[8];
3967 +       int                     duplex[8];
3968 +       int                     speed[8];
3969 +       int                     tx_fc[8];
3970 +       int                     rx_fc[8];
3971 +       spinlock_t              lock;
3972 +
3973 +       int (*connect)(struct fe_priv *priv);
3974 +       void (*disconnect)(struct fe_priv *priv);
3975 +       void (*start)(struct fe_priv *priv);
3976 +       void (*stop)(struct fe_priv *priv);
3977 +};
3978 +
3979 +struct fe_soc_data
3980 +{
3981 +       unsigned char mac[6];
3982 +       const u32 *reg_table;
3983 +
3984 +       void (*init_data)(struct fe_soc_data *data);
3985 +       void (*reset_fe)(void);
3986 +       void (*set_mac)(struct fe_priv *priv, unsigned char *mac);
3987 +       void (*fwd_config)(struct fe_priv *priv);
3988 +       void (*tx_dma)(struct fe_priv *priv, int idx, struct sk_buff *skb);
3989 +       void (*rx_dma)(struct fe_priv *priv, int idx, int len);
3990 +       int (*switch_init)(struct fe_priv *priv);
3991 +       int (*switch_config)(struct fe_priv *priv);
3992 +       void (*port_init)(struct fe_priv *priv, struct device_node *port);
3993 +       int (*has_carrier)(struct fe_priv *priv);
3994 +       int (*mdio_init)(struct fe_priv *priv);
3995 +       void (*mdio_cleanup)(struct fe_priv *priv);
3996 +       int (*mdio_write)(struct mii_bus *bus, int phy_addr, int phy_reg, u16 val);
3997 +       int (*mdio_read)(struct mii_bus *bus, int phy_addr, int phy_reg);
3998 +       void (*mdio_adjust_link)(struct fe_priv *priv, int port);
3999 +       int (*get_skb_header)(struct sk_buff *skb, void **iphdr, void **tcph, u64 *hdr_flags, void *priv);
4000 +
4001 +       void *swpriv;
4002 +       u32 pdma_glo_cfg;
4003 +       u32 rx_dly_int;
4004 +       u32 tx_dly_int;
4005 +       u32 checksum_bit;
4006 +       u32 tso;
4007 +
4008 +       int min_pkt_len;
4009 +};
4010 +
4011 +struct fe_priv
4012 +{
4013 +       spinlock_t                      page_lock;
4014 +
4015 +       struct fe_soc_data              *soc;
4016 +       struct net_device               *netdev;
4017 +       struct device                   *device;
4018 +       unsigned long                   sysclk;
4019 +
4020 +       struct fe_rx_dma                *rx_dma;
4021 +        struct napi_struct             rx_napi;
4022 +       struct sk_buff                  *rx_skb[NUM_DMA_DESC];
4023 +       dma_addr_t                      rx_phys;
4024 +
4025 +       struct fe_tx_dma                *tx_dma;
4026 +       struct tasklet_struct           tx_tasklet;
4027 +       struct sk_buff                  *tx_skb[NUM_DMA_DESC];
4028 +       dma_addr_t                      tx_phys;
4029 +       unsigned int                    tx_free_idx;
4030 +
4031 +       struct fe_phy                   *phy;
4032 +       struct mii_bus                  *mii_bus;
4033 +       int                             mii_irq[PHY_MAX_ADDR];
4034 +
4035 +       int                             link[8];
4036 +
4037 +       struct net_lro_mgr              lro_mgr;
4038 +       struct net_lro_desc             lro_arr[8];
4039 +};
4040 +
4041 +extern const struct of_device_id of_fe_match[];
4042 +
4043 +void fe_w32(u32 val, unsigned reg);
4044 +u32 fe_r32(unsigned reg);
4045 +
4046 +#endif /* FE_ETH_H */
4047 --- /dev/null
4048 +++ b/drivers/net/ethernet/ralink/soc_mt7620.c
4049 @@ -0,0 +1,172 @@
4050 +/*
4051 + *   This program is free software; you can redistribute it and/or modify
4052 + *   it under the terms of the GNU General Public License as published by
4053 + *   the Free Software Foundation; version 2 of the License
4054 + *
4055 + *   This program is distributed in the hope that it will be useful,
4056 + *   but WITHOUT ANY WARRANTY; without even the implied warranty of
4057 + *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
4058 + *   GNU General Public License for more details.
4059 + *
4060 + *   You should have received a copy of the GNU General Public License
4061 + *   along with this program; if not, write to the Free Software
4062 + *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
4063 + *
4064 + *   Copyright (C) 2009-2013 John Crispin <blogic@openwrt.org>
4065 + */
4066 +
4067 +#include <linux/module.h>
4068 +#include <linux/platform_device.h>
4069 +#include <linux/if_vlan.h>
4070 +
4071 +#include <asm/mach-ralink/ralink_regs.h>
4072 +
4073 +#include <mt7620.h>
4074 +#include "ralink_soc_eth.h"
4075 +#include "gsw_mt7620a.h"
4076 +
4077 +#define MT7620A_CDMA_CSG_CFG   0x400
4078 +#define MT7620_DMA_VID         (MT7620A_CDMA_CSG_CFG | 0x30)
4079 +#define MT7620A_DMA_2B_OFFSET  BIT(31)
4080 +#define MT7620A_RESET_FE       BIT(21)
4081 +#define MT7620A_RESET_ESW      BIT(23)
4082 +#define MT7620_L4_VALID                BIT(23)
4083 +
4084 +#define SYSC_REG_RESET_CTRL     0x34
4085 +#define MAX_RX_LENGTH           1536
4086 +
4087 +#define CDMA_ICS_EN            BIT(2)
4088 +#define CDMA_UCS_EN            BIT(1)
4089 +#define CDMA_TCS_EN            BIT(0)
4090 +
4091 +#define GDMA_ICS_EN            BIT(22)
4092 +#define GDMA_TCS_EN            BIT(21)
4093 +#define GDMA_UCS_EN            BIT(20)
4094 +
4095 +static const u32 rt5350_reg_table[FE_REG_COUNT] = {
4096 +       [FE_REG_PDMA_GLO_CFG] = RT5350_PDMA_GLO_CFG,
4097 +       [FE_REG_PDMA_RST_CFG] = RT5350_PDMA_RST_CFG,
4098 +       [FE_REG_DLY_INT_CFG] = RT5350_DLY_INT_CFG,
4099 +       [FE_REG_TX_BASE_PTR0] = RT5350_TX_BASE_PTR0,
4100 +       [FE_REG_TX_MAX_CNT0] = RT5350_TX_MAX_CNT0,
4101 +       [FE_REG_TX_CTX_IDX0] = RT5350_TX_CTX_IDX0,
4102 +       [FE_REG_RX_BASE_PTR0] = RT5350_RX_BASE_PTR0,
4103 +       [FE_REG_RX_MAX_CNT0] = RT5350_RX_MAX_CNT0,
4104 +       [FE_REG_RX_CALC_IDX0] = RT5350_RX_CALC_IDX0,
4105 +       [FE_REG_FE_INT_ENABLE] = RT5350_FE_INT_ENABLE,
4106 +       [FE_REG_FE_INT_STATUS] = RT5350_FE_INT_STATUS,
4107 +       [FE_REG_FE_DMA_VID_BASE] = MT7620_DMA_VID,
4108 +};
4109 +
4110 +static void mt7620_fe_reset(void)
4111 +{
4112 +       rt_sysc_w32(MT7620A_RESET_FE | MT7620A_RESET_ESW, SYSC_REG_RESET_CTRL);
4113 +       rt_sysc_w32(0, SYSC_REG_RESET_CTRL);
4114 +}
4115 +
4116 +static void mt7620_fwd_config(struct fe_priv *priv)
4117 +{
4118 +       int i;
4119 +
4120 +       /* frame engine will push VLAN tag regarding to VIDX feild in Tx desc. */
4121 +       for (i = 0; i < 16; i += 2)
4122 +               fe_w32(((i + 1) << 16) + i, MT7620_DMA_VID + (i * 2));
4123 +
4124 +       fe_w32(fe_r32(MT7620A_GDMA1_FWD_CFG) & ~7, MT7620A_GDMA1_FWD_CFG);
4125 +       fe_w32(fe_r32(MT7620A_GDMA1_FWD_CFG) | (GDMA_ICS_EN | GDMA_TCS_EN | GDMA_UCS_EN), MT7620A_GDMA1_FWD_CFG);
4126 +       fe_w32(fe_r32(MT7620A_CDMA_CSG_CFG) | (CDMA_ICS_EN | CDMA_UCS_EN | CDMA_TCS_EN), MT7620A_CDMA_CSG_CFG);
4127 +}
4128 +
4129 +static void mt7620_tx_dma(struct fe_priv *priv, int idx, struct sk_buff *skb)
4130 +{
4131 +       unsigned int nr_frags = 0;
4132 +       unsigned int len = 0;
4133 +
4134 +       if (skb) {
4135 +               nr_frags = skb_shinfo(skb)->nr_frags;
4136 +               len = skb->len - skb->data_len;
4137 +       }
4138 +
4139 +       if (!skb)
4140 +               priv->tx_dma[idx].txd2 = TX_DMA_LSO | TX_DMA_DONE;
4141 +       else if (!nr_frags)
4142 +               priv->tx_dma[idx].txd2 = TX_DMA_LSO | TX_DMA_PLEN0(len);
4143 +       else
4144 +               priv->tx_dma[idx].txd2 = TX_DMA_PLEN0(len);
4145 +
4146 +       if(skb && vlan_tx_tag_present(skb))
4147 +               priv->tx_dma[idx].txd4 = 0x80 | (vlan_tx_tag_get(skb) >> 13) << 4 | (vlan_tx_tag_get(skb) & 0xF);
4148 +       else
4149 +               priv->tx_dma[idx].txd4 = 0;
4150 +}
4151 +
4152 +static void mt7620_rx_dma(struct fe_priv *priv, int idx, int len)
4153 +{
4154 +       priv->rx_dma[idx].rxd2 = RX_DMA_PLEN0(len);
4155 +}
4156 +
4157 +#ifdef CONFIG_INET_LRO
4158 +static int
4159 +mt7620_get_skb_header(struct sk_buff *skb, void **iphdr, void **tcph,
4160 +                       u64 *hdr_flags, void *_priv)
4161 +{
4162 +       struct iphdr *iph = NULL;
4163 +       int vhdr_len = 0;
4164 +
4165 +       /*
4166 +        * Make sure that this packet is Ethernet II, is not VLAN
4167 +        * tagged, is IPv4, has a valid IP header, and is TCP.
4168 +        */
4169 +       if (skb->protocol == 0x0081)
4170 +               vhdr_len = VLAN_HLEN;
4171 +
4172 +       iph = (struct iphdr *)(skb->data + vhdr_len);
4173 +       if(iph->protocol != IPPROTO_TCP)
4174 +               return -1;
4175 +
4176 +       *iphdr = iph;
4177 +       *tcph = skb->data + (iph->ihl << 2) + vhdr_len;
4178 +       *hdr_flags = LRO_IPV4 | LRO_TCP;
4179 +
4180 +       return 0;
4181 +}
4182 +#endif
4183 +
4184 +static void mt7620_init_data(struct fe_soc_data *data)
4185 +{
4186 +       if (mt7620_get_eco() >= 5)
4187 +               data->tso = 1;
4188 +}
4189 +
4190 +static struct fe_soc_data mt7620_data = {
4191 +       .mac = { 0x00, 0x11, 0x22, 0x33, 0x44, 0x55 },
4192 +       .init_data = mt7620_init_data,
4193 +       .reset_fe = mt7620_fe_reset,
4194 +       .set_mac = mt7620_set_mac,
4195 +       .fwd_config = mt7620_fwd_config,
4196 +       .tx_dma = mt7620_tx_dma,
4197 +       .rx_dma = mt7620_rx_dma,
4198 +       .switch_init = mt7620_gsw_probe,
4199 +       .switch_config = mt7620_gsw_config,
4200 +       .port_init = mt7620_port_init,
4201 +       .min_pkt_len = 0,
4202 +       .reg_table = rt5350_reg_table,
4203 +       .pdma_glo_cfg = FE_PDMA_SIZE_16DWORDS | MT7620A_DMA_2B_OFFSET,
4204 +       .rx_dly_int = RT5350_RX_DLY_INT,
4205 +       .tx_dly_int = RT5350_TX_DLY_INT,
4206 +       .checksum_bit = MT7620_L4_VALID,
4207 +       .has_carrier = mt7620a_has_carrier,
4208 +       .mdio_read = mt7620_mdio_read,
4209 +       .mdio_write = mt7620_mdio_write,
4210 +       .mdio_adjust_link = mt7620_mdio_link_adjust,
4211 +#ifdef CONFIG_INET_LRO
4212 +       .get_skb_header = mt7620_get_skb_header,
4213 +#endif
4214 +};
4215 +
4216 +const struct of_device_id of_fe_match[] = {
4217 +       { .compatible = "ralink,mt7620a-eth", .data = &mt7620_data },
4218 +       {},
4219 +};
4220 +
4221 +MODULE_DEVICE_TABLE(of, of_fe_match);
4222 --- /dev/null
4223 +++ b/drivers/net/ethernet/ralink/soc_rt2880.c
4224 @@ -0,0 +1,51 @@
4225 +/*
4226 + *   This program is free software; you can redistribute it and/or modify
4227 + *   it under the terms of the GNU General Public License as published by
4228 + *   the Free Software Foundation; version 2 of the License
4229 + *
4230 + *   This program is distributed in the hope that it will be useful,
4231 + *   but WITHOUT ANY WARRANTY; without even the implied warranty of
4232 + *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
4233 + *   GNU General Public License for more details.
4234 + *
4235 + *   You should have received a copy of the GNU General Public License
4236 + *   along with this program; if not, write to the Free Software
4237 + *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
4238 + *
4239 + *   Copyright (C) 2009-2013 John Crispin <blogic@openwrt.org>
4240 + */
4241 +
4242 +#include <linux/module.h>
4243 +
4244 +#include <asm/mach-ralink/ralink_regs.h>
4245 +
4246 +#include "ralink_soc_eth.h"
4247 +#include "mdio_rt2880.h"
4248 +
4249 +#define SYSC_REG_RESET_CTRL            0x034
4250 +#define RT2880_RESET_FE                        BIT(18)
4251 +
4252 +void rt2880_fe_reset(void)
4253 +{
4254 +       rt_sysc_w32(RT2880_RESET_FE, SYSC_REG_RESET_CTRL);
4255 +}
4256 +
4257 +struct fe_soc_data rt2880_data = {
4258 +       .mac = { 0x00, 0x11, 0x22, 0x33, 0x44, 0x55 },
4259 +       .reset_fe = rt2880_fe_reset,
4260 +       .min_pkt_len = 64,
4261 +        .pdma_glo_cfg = FE_PDMA_SIZE_4DWORDS,
4262 +       .checksum_bit = RX_DMA_L4VALID,
4263 +       .rx_dly_int = FE_RX_DLY_INT,
4264 +       .tx_dly_int = FE_TX_DLY_INT,
4265 +       .mdio_read = rt2880_mdio_read,
4266 +       .mdio_write = rt2880_mdio_write,
4267 +       .mdio_adjust_link = rt2880_mdio_link_adjust,
4268 +};
4269 +
4270 +const struct of_device_id of_fe_match[] = {
4271 +       { .compatible = "ralink,rt2880-eth", .data = &rt2880_data },
4272 +       {},
4273 +};
4274 +
4275 +MODULE_DEVICE_TABLE(of, of_fe_match);
4276 --- /dev/null
4277 +++ b/drivers/net/ethernet/ralink/soc_rt305x.c
4278 @@ -0,0 +1,113 @@
4279 +/*
4280 + *   This program is free software; you can redistribute it and/or modify
4281 + *   it under the terms of the GNU General Public License as published by
4282 + *   the Free Software Foundation; version 2 of the License
4283 + *
4284 + *   This program is distributed in the hope that it will be useful,
4285 + *   but WITHOUT ANY WARRANTY; without even the implied warranty of
4286 + *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
4287 + *   GNU General Public License for more details.
4288 + *
4289 + *   You should have received a copy of the GNU General Public License
4290 + *   along with this program; if not, write to the Free Software
4291 + *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
4292 + *
4293 + *   Copyright (C) 2009-2013 John Crispin <blogic@openwrt.org>
4294 + */
4295 +
4296 +#include <linux/module.h>
4297 +
4298 +#include <asm/mach-ralink/ralink_regs.h>
4299 +
4300 +#include "ralink_soc_eth.h"
4301 +
4302 +#define RT305X_RESET_FE         BIT(21)
4303 +#define RT305X_RESET_ESW        BIT(23)
4304 +#define SYSC_REG_RESET_CTRL     0x034
4305 +
4306 +static const u32 rt5350_reg_table[FE_REG_COUNT] = {
4307 +       [FE_REG_PDMA_GLO_CFG] = RT5350_PDMA_GLO_CFG,
4308 +       [FE_REG_PDMA_RST_CFG] = RT5350_PDMA_RST_CFG,
4309 +       [FE_REG_DLY_INT_CFG] = RT5350_DLY_INT_CFG,
4310 +       [FE_REG_TX_BASE_PTR0] = RT5350_TX_BASE_PTR0,
4311 +       [FE_REG_TX_MAX_CNT0] = RT5350_TX_MAX_CNT0,
4312 +       [FE_REG_TX_CTX_IDX0] = RT5350_TX_CTX_IDX0,
4313 +       [FE_REG_RX_BASE_PTR0] = RT5350_RX_BASE_PTR0,
4314 +       [FE_REG_RX_MAX_CNT0] = RT5350_RX_MAX_CNT0,
4315 +       [FE_REG_RX_CALC_IDX0] = RT5350_RX_CALC_IDX0,
4316 +       [FE_REG_FE_INT_ENABLE] = RT5350_FE_INT_ENABLE,
4317 +       [FE_REG_FE_INT_STATUS] = RT5350_FE_INT_STATUS,
4318 +       [FE_REG_FE_DMA_VID_BASE] = 0,
4319 +};
4320 +
4321 +static void rt305x_fe_reset(void)
4322 +{
4323 +       rt_sysc_w32(RT305X_RESET_FE, SYSC_REG_RESET_CTRL);
4324 +       rt_sysc_w32(0, SYSC_REG_RESET_CTRL);
4325 +}
4326 +
4327 +static void rt5350_set_mac(struct fe_priv *priv, unsigned char *mac)
4328 +{
4329 +       unsigned long flags;
4330 +
4331 +       spin_lock_irqsave(&priv->page_lock, flags);
4332 +       fe_w32((mac[0] << 8) | mac[1], RT5350_SDM_MAC_ADRH);
4333 +       fe_w32((mac[2] << 24) | (mac[3] << 16) | (mac[4] << 8) | mac[5],
4334 +               RT5350_SDM_MAC_ADRL);
4335 +       spin_unlock_irqrestore(&priv->page_lock, flags);
4336 +}
4337 +
4338 +static void rt5350_fwd_config(struct fe_priv *priv)
4339 +{
4340 +       unsigned long sysclk = priv->sysclk;
4341 +
4342 +       if (sysclk) {
4343 +               sysclk /= FE_US_CYC_CNT_DIVISOR;
4344 +               sysclk <<= FE_US_CYC_CNT_SHIFT;
4345 +
4346 +               fe_w32((fe_r32(FE_FE_GLO_CFG) &
4347 +                       ~(FE_US_CYC_CNT_MASK << FE_US_CYC_CNT_SHIFT)) | sysclk,
4348 +                       FE_FE_GLO_CFG);
4349 +       }
4350 +
4351 +       fe_w32(fe_r32(RT5350_SDM_CFG) & ~0xffff, RT5350_SDM_CFG);
4352 +       fe_w32(fe_r32(RT5350_SDM_CFG) | RT5350_SDM_ICS_EN | RT5350_SDM_TCS_EN | RT5350_SDM_UCS_EN,
4353 +               RT5350_SDM_CFG);
4354 +}
4355 +
4356 +static void rt5350_fe_reset(void)
4357 +{
4358 +       rt_sysc_w32(RT305X_RESET_FE | RT305X_RESET_ESW, SYSC_REG_RESET_CTRL);
4359 +       rt_sysc_w32(0, SYSC_REG_RESET_CTRL);
4360 +}
4361 +
4362 +static struct fe_soc_data rt3050_data = {
4363 +       .mac = { 0x00, 0x11, 0x22, 0x33, 0x44, 0x55 },
4364 +       .reset_fe = rt305x_fe_reset,
4365 +       .min_pkt_len = 64,
4366 +        .pdma_glo_cfg = FE_PDMA_SIZE_4DWORDS,
4367 +       .checksum_bit = RX_DMA_L4VALID,
4368 +       .rx_dly_int = FE_RX_DLY_INT,
4369 +       .tx_dly_int = FE_TX_DLY_INT,
4370 +};
4371 +
4372 +static struct fe_soc_data rt5350_data = {
4373 +       .mac = { 0x00, 0x11, 0x22, 0x33, 0x44, 0x55 },
4374 +       .reg_table = rt5350_reg_table,
4375 +       .reset_fe = rt5350_fe_reset,
4376 +       .set_mac = rt5350_set_mac,
4377 +       .fwd_config = rt5350_fwd_config,
4378 +       .min_pkt_len = 64,
4379 +        .pdma_glo_cfg = FE_PDMA_SIZE_4DWORDS,
4380 +       .checksum_bit = RX_DMA_L4VALID,
4381 +       .rx_dly_int = RT5350_RX_DLY_INT,
4382 +       .tx_dly_int = RT5350_TX_DLY_INT,
4383 +};
4384 +
4385 +const struct of_device_id of_fe_match[] = {
4386 +       { .compatible = "ralink,rt3050-eth", .data = &rt3050_data },
4387 +       { .compatible = "ralink,rt5350-eth", .data = &rt5350_data },
4388 +       {},
4389 +};
4390 +
4391 +MODULE_DEVICE_TABLE(of, of_fe_match);
4392 --- /dev/null
4393 +++ b/drivers/net/ethernet/ralink/soc_rt3883.c
4394 @@ -0,0 +1,60 @@
4395 +/*
4396 + *   This program is free software; you can redistribute it and/or modify
4397 + *   it under the terms of the GNU General Public License as published by
4398 + *   the Free Software Foundation; version 2 of the License
4399 + *
4400 + *   This program is distributed in the hope that it will be useful,
4401 + *   but WITHOUT ANY WARRANTY; without even the implied warranty of
4402 + *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
4403 + *   GNU General Public License for more details.
4404 + *
4405 + *   You should have received a copy of the GNU General Public License
4406 + *   along with this program; if not, write to the Free Software
4407 + *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.
4408 + *
4409 + *   Copyright (C) 2009-2013 John Crispin <blogic@openwrt.org>
4410 + */
4411 +
4412 +#include <linux/module.h>
4413 +
4414 +#include <asm/mach-ralink/ralink_regs.h>
4415 +
4416 +#include "ralink_soc_eth.h"
4417 +#include "mdio_rt2880.h"
4418 +
4419 +#define RT3883_SYSC_REG_RSTCTRL                0x34
4420 +#define RT3883_RSTCTRL_FE              BIT(21)
4421 +
4422 +static void rt3883_fe_reset(void)
4423 +{
4424 +       u32 t;
4425 +
4426 +       t = rt_sysc_r32(RT3883_SYSC_REG_RSTCTRL);
4427 +       t |= RT3883_RSTCTRL_FE;
4428 +       rt_sysc_w32(t , RT3883_SYSC_REG_RSTCTRL);
4429 +
4430 +       t &= ~RT3883_RSTCTRL_FE;
4431 +       rt_sysc_w32(t, RT3883_SYSC_REG_RSTCTRL);
4432 +}
4433 +
4434 +static struct fe_soc_data rt3883_data = {
4435 +       .mac = { 0x00, 0x11, 0x22, 0x33, 0x44, 0x55 },
4436 +       .reset_fe = rt3883_fe_reset,
4437 +       .min_pkt_len = 64,
4438 +        .pdma_glo_cfg = FE_PDMA_SIZE_4DWORDS,
4439 +       .rx_dly_int = FE_RX_DLY_INT,
4440 +       .tx_dly_int = FE_TX_DLY_INT,
4441 +       .checksum_bit = RX_DMA_L4VALID,
4442 +       .mdio_read = rt2880_mdio_read,
4443 +       .mdio_write = rt2880_mdio_write,
4444 +       .mdio_adjust_link = rt2880_mdio_link_adjust,
4445 +       .port_init = rt2880_port_init,
4446 +};
4447 +
4448 +const struct of_device_id of_fe_match[] = {
4449 +       { .compatible = "ralink,rt3883-eth", .data = &rt3883_data },
4450 +       {},
4451 +};
4452 +
4453 +MODULE_DEVICE_TABLE(of, of_fe_match);
4454 +
4455 --- /dev/null
4456 +++ b/drivers/net/ethernet/ralink/mt7530.c
4457 @@ -0,0 +1,467 @@
4458 +/*
4459 + * This program is free software; you can redistribute it and/or
4460 + * modify it under the terms of the GNU General Public License
4461 + * as published by the Free Software Foundation; either version 2
4462 + * of the License, or (at your option) any later version.
4463 + *
4464 + * This program is distributed in the hope that it will be useful,
4465 + * but WITHOUT ANY WARRANTY; without even the implied warranty of
4466 + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
4467 + * GNU General Public License for more details.
4468 + *
4469 + * Copyright (C) 2013 John Crispin <blogic@openwrt.org>
4470 + */
4471 +
4472 +#include <linux/if.h>
4473 +#include <linux/module.h>
4474 +#include <linux/init.h>
4475 +#include <linux/list.h>
4476 +#include <linux/if_ether.h>
4477 +#include <linux/skbuff.h>
4478 +#include <linux/netdevice.h>
4479 +#include <linux/netlink.h>
4480 +#include <linux/bitops.h>
4481 +#include <net/genetlink.h>
4482 +#include <linux/switch.h>
4483 +#include <linux/delay.h>
4484 +#include <linux/phy.h>
4485 +#include <linux/netdevice.h>
4486 +#include <linux/etherdevice.h>
4487 +#include <linux/lockdep.h>
4488 +#include <linux/workqueue.h>
4489 +#include <linux/of_device.h>
4490 +
4491 +#include "mt7530.h"
4492 +
4493 +#define MT7530_CPU_PORT                6
4494 +#define MT7530_NUM_PORTS       7
4495 +#define MT7530_NUM_VLANS       16
4496 +#define MT7530_NUM_VIDS                16
4497 +
4498 +#define REG_ESW_VLAN_VTCR      0x90
4499 +#define REG_ESW_VLAN_VAWD1     0x94
4500 +#define REG_ESW_VLAN_VAWD2     0x98
4501 +
4502 +enum {
4503 +       /* Global attributes. */
4504 +       MT7530_ATTR_ENABLE_VLAN,
4505 +};
4506 +
4507 +struct mt7530_port {
4508 +       u16     pvid;
4509 +};
4510 +
4511 +struct mt7530_vlan {
4512 +       u8      ports;
4513 +};
4514 +
4515 +struct mt7530_priv {
4516 +       void __iomem            *base;
4517 +       struct mii_bus          *bus;
4518 +       struct switch_dev       swdev;
4519 +
4520 +       bool                    global_vlan_enable;
4521 +       struct mt7530_vlan      vlans[MT7530_NUM_VLANS];
4522 +       struct mt7530_port      ports[MT7530_NUM_PORTS];
4523 +};
4524 +
4525 +struct mt7530_mapping {
4526 +       char    *name;
4527 +       u8      pvids[6];
4528 +       u8      vlans[8];
4529 +} mt7530_defaults[] = {
4530 +       {
4531 +               .name = "llllw",
4532 +               .pvids = { 1, 1, 1, 1, 2, 1 },
4533 +               .vlans = { 0, 0x6f, 0x50 },
4534 +       }, {
4535 +               .name = "wllll",
4536 +               .pvids = { 2, 1, 1, 1, 1, 1 },
4537 +               .vlans = { 0, 0x7e, 0x41 },
4538 +       },
4539 +};
4540 +
4541 +struct mt7530_mapping*
4542 +mt7530_find_mapping(struct device_node *np)
4543 +{
4544 +       const char *map;
4545 +       int i;
4546 +
4547 +       if (of_property_read_string(np, "ralink,port-map", &map))
4548 +               return NULL;
4549 +
4550 +       for (i = 0; i < ARRAY_SIZE(mt7530_defaults); i++)
4551 +               if (!strcmp(map, mt7530_defaults[i].name))
4552 +                       return &mt7530_defaults[i];
4553 +
4554 +       return NULL;
4555 +}
4556 +
4557 +static void
4558 +mt7530_apply_mapping(struct mt7530_priv *mt7530, struct mt7530_mapping *map)
4559 +{
4560 +       int i = 0;
4561 +
4562 +       mt7530->global_vlan_enable = 1;
4563 +
4564 +       for (i = 0; i < 6; i++)
4565 +               mt7530->ports[i].pvid = map->pvids[i];
4566 +       for (i = 0; i < 8; i++)
4567 +               mt7530->vlans[i].ports = map->vlans[i];
4568 +}
4569 +
4570 +static int
4571 +mt7530_reset_switch(struct switch_dev *dev)
4572 +{
4573 +       struct mt7530_priv *priv = container_of(dev, struct mt7530_priv, swdev);
4574 +
4575 +       memset(priv->ports, 0, sizeof(priv->ports));
4576 +       memset(priv->vlans, 0, sizeof(priv->vlans));
4577 +
4578 +       return 0;
4579 +}
4580 +
4581 +static int
4582 +mt7530_get_vlan_enable(struct switch_dev *dev,
4583 +                          const struct switch_attr *attr,
4584 +                          struct switch_val *val)
4585 +{
4586 +       struct mt7530_priv *priv = container_of(dev, struct mt7530_priv, swdev);
4587 +
4588 +       val->value.i = priv->global_vlan_enable;
4589 +
4590 +       return 0;
4591 +}
4592 +
4593 +static int
4594 +mt7530_set_vlan_enable(struct switch_dev *dev,
4595 +                          const struct switch_attr *attr,
4596 +                          struct switch_val *val)
4597 +{
4598 +       struct mt7530_priv *priv = container_of(dev, struct mt7530_priv, swdev);
4599 +
4600 +       priv->global_vlan_enable = val->value.i != 0;
4601 +
4602 +       return 0;
4603 +}
4604 +
4605 +static u32
4606 +mt7530_r32(struct mt7530_priv *priv, u32 reg)
4607 +{
4608 +       if (priv->bus) {
4609 +               u16 high, low;
4610 +
4611 +               mdiobus_write(priv->bus, 0x1f, 0x1f, (reg >> 6) & 0x3ff);
4612 +               low = mdiobus_read(priv->bus, 0x1f, (reg >> 2) & 0xf);
4613 +               high = mdiobus_read(priv->bus, 0x1f, 0x10);
4614 +
4615 +               return (high << 16) | (low & 0xffff);
4616 +       }
4617 +
4618 +        return ioread32(priv->base + reg);
4619 +}
4620 +
4621 +static void
4622 +mt7530_w32(struct mt7530_priv *priv, u32 reg, u32 val)
4623 +{
4624 +       if (priv->bus) {
4625 +               mdiobus_write(priv->bus, 0x1f, 0x1f, (reg >> 6) & 0x3ff);
4626 +               mdiobus_write(priv->bus, 0x1f, (reg >> 2) & 0xf,  val & 0xffff);
4627 +               mdiobus_write(priv->bus, 0x1f, 0x10, val >> 16);
4628 +               return;
4629 +       }
4630 +
4631 +       iowrite32(val, priv->base + reg);
4632 +}
4633 +
4634 +static void
4635 +mt7530_vtcr(struct mt7530_priv *priv, u32 cmd, u32 val)
4636 +{
4637 +       int i;
4638 +
4639 +       mt7530_w32(priv, REG_ESW_VLAN_VTCR, BIT(31) | (cmd << 12) | val);
4640 +
4641 +       for (i = 0; i < 20; i++) {
4642 +               u32 val = mt7530_r32(priv, REG_ESW_VLAN_VTCR);
4643 +
4644 +               if ((val & BIT(31)) == 0)
4645 +                       break;
4646 +
4647 +               udelay(1000);
4648 +       }
4649 +       if (i == 20)
4650 +               printk("mt7530: vtcr timeout\n");
4651 +}
4652 +
4653 +static int
4654 +mt7530_get_port_pvid(struct switch_dev *dev, int port, int *val)
4655 +{
4656 +       struct mt7530_priv *priv = container_of(dev, struct mt7530_priv, swdev);
4657 +
4658 +       if (port >= MT7530_NUM_PORTS)
4659 +               return -EINVAL;
4660 +
4661 +       *val = mt7530_r32(priv, 0x2014 + (0x100 * port));
4662 +       *val &= 0xff;
4663 +
4664 +       return 0;
4665 +}
4666 +
4667 +static int
4668 +mt7530_set_port_pvid(struct switch_dev *dev, int port, int pvid)
4669 +{
4670 +       struct mt7530_priv *priv = container_of(dev, struct mt7530_priv, swdev);
4671 +
4672 +       if (port >= MT7530_NUM_PORTS)
4673 +               return -1;
4674 +
4675 +       priv->ports[port].pvid = pvid;
4676 +
4677 +       return 0;
4678 +}
4679 +
4680 +static int
4681 +mt7530_get_vlan_ports(struct switch_dev *dev, struct switch_val *val)
4682 +{
4683 +       struct mt7530_priv *priv = container_of(dev, struct mt7530_priv, swdev);
4684 +       u32 member;
4685 +       int i;
4686 +
4687 +       val->len = 0;
4688 +
4689 +       if (val->port_vlan < 0 || val->port_vlan >= MT7530_NUM_VIDS)
4690 +               return -EINVAL;
4691 +
4692 +       mt7530_vtcr(priv, 0, val->port_vlan);
4693 +       member = mt7530_r32(priv, REG_ESW_VLAN_VAWD1);
4694 +       member >>= 16;
4695 +       member &= 0xff;
4696 +
4697 +       for (i = 0; i < MT7530_NUM_PORTS; i++) {
4698 +               struct switch_port *p;
4699 +               if (!(member & BIT(i)))
4700 +                       continue;
4701 +
4702 +               p = &val->value.ports[val->len++];
4703 +               p->id = i;
4704 +               p->flags = 0;
4705 +       }
4706 +
4707 +       return 0;
4708 +}
4709 +
4710 +static int
4711 +mt7530_set_vlan_ports(struct switch_dev *dev, struct switch_val *val)
4712 +{
4713 +       struct mt7530_priv *priv = container_of(dev, struct mt7530_priv, swdev);
4714 +       int ports = 0;
4715 +       int i;
4716 +
4717 +       if (val->port_vlan < 0 || val->port_vlan >= MT7530_NUM_VIDS ||
4718 +                       val->len > MT7530_NUM_PORTS)
4719 +               return -EINVAL;
4720 +
4721 +       for (i = 0; i < val->len; i++) {
4722 +               struct switch_port *p = &val->value.ports[i];
4723 +
4724 +               if (p->id >= MT7530_NUM_PORTS)
4725 +                       return -EINVAL;
4726 +
4727 +               ports |= BIT(p->id);
4728 +       }
4729 +       priv->vlans[val->port_vlan].ports = ports;
4730 +
4731 +       return 0;
4732 +}
4733 +
4734 +static int
4735 +mt7530_apply_config(struct switch_dev *dev)
4736 +{
4737 +       struct mt7530_priv *priv = container_of(dev, struct mt7530_priv, swdev);
4738 +       int i;
4739 +
4740 +       if (!priv->global_vlan_enable) {
4741 +               mt7530_w32(priv, 0x2004, 0xff000);
4742 +               mt7530_w32(priv, 0x2104, 0xff000);
4743 +               mt7530_w32(priv, 0x2204, 0xff000);
4744 +               mt7530_w32(priv, 0x2304, 0xff000);
4745 +               mt7530_w32(priv, 0x2404, 0xff000);
4746 +               mt7530_w32(priv, 0x2504, 0xff000);
4747 +               mt7530_w32(priv, 0x2604, 0xff000);
4748 +               mt7530_w32(priv, 0x2010, 0x810000c);
4749 +               mt7530_w32(priv, 0x2110, 0x810000c);
4750 +               mt7530_w32(priv, 0x2210, 0x810000c);
4751 +               mt7530_w32(priv, 0x2310, 0x810000c);
4752 +               mt7530_w32(priv, 0x2410, 0x810000c);
4753 +               mt7530_w32(priv, 0x2510, 0x810000c);
4754 +               mt7530_w32(priv, 0x2610, 0x810000c);
4755 +               return 0;
4756 +       }
4757 +
4758 +       // LAN/WAN ports as security mode
4759 +       mt7530_w32(priv, 0x2004, 0xff0003);
4760 +       mt7530_w32(priv, 0x2104, 0xff0003);
4761 +       mt7530_w32(priv, 0x2204, 0xff0003);
4762 +       mt7530_w32(priv, 0x2304, 0xff0003);
4763 +       mt7530_w32(priv, 0x2404, 0xff0003);
4764 +       mt7530_w32(priv, 0x2504, 0xff0003);
4765 +       // LAN/WAN ports as transparent port
4766 +       mt7530_w32(priv, 0x2010, 0x810000c0);
4767 +       mt7530_w32(priv, 0x2110, 0x810000c0);
4768 +       mt7530_w32(priv, 0x2210, 0x810000c0);
4769 +       mt7530_w32(priv, 0x2310, 0x810000c0);
4770 +       mt7530_w32(priv, 0x2410, 0x810000c0);
4771 +       mt7530_w32(priv, 0x2510, 0x810000c0);
4772 +
4773 +       // set CPU/P7 port as user port
4774 +       mt7530_w32(priv, 0x2610, 0x81000000);
4775 +       mt7530_w32(priv, 0x2710, 0x81000000);
4776 +
4777 +       mt7530_w32(priv, 0x2604, 0x20ff0003);
4778 +       mt7530_w32(priv, 0x2704, 0x20ff0003);
4779 +       mt7530_w32(priv, 0x2610, 0x81000000);
4780 +
4781 +       for (i = 0; i < MT7530_NUM_VLANS; i++) {
4782 +               u8 ports = priv->vlans[i].ports;
4783 +               u32 val = mt7530_r32(priv, 0x100 + 4 * (i / 2));
4784 +
4785 +               if (i % 2 == 0) {
4786 +                       val &= 0xfff000;
4787 +                       val |= i;
4788 +               } else {
4789 +                       val &= 0xfff;
4790 +                       val |= (i << 12);
4791 +               }
4792 +               mt7530_w32(priv, 0x100 + 4 * (i / 2), val);
4793 +
4794 +               if (ports)
4795 +                       mt7530_w32(priv, REG_ESW_VLAN_VAWD1, BIT(30) | (ports << 16) | BIT(0));
4796 +               else
4797 +                       mt7530_w32(priv, REG_ESW_VLAN_VAWD1, 0);
4798 +
4799 +               mt7530_vtcr(priv, 1, i);
4800 +       }
4801 +
4802 +       for (i = 0; i < MT7530_NUM_PORTS; i++)
4803 +               mt7530_w32(priv, 0x2014 + (0x100 * i), 0x10000 | priv->ports[i].pvid);
4804 +
4805 +       return 0;
4806 +}
4807 +
4808 +static int
4809 +mt7530_get_port_link(struct switch_dev *dev,  int port,
4810 +                        struct switch_port_link *link)
4811 +{
4812 +       struct mt7530_priv *priv = container_of(dev, struct mt7530_priv, swdev);
4813 +       u32 speed, pmsr;
4814 +
4815 +       if (port < 0 || port >= MT7530_NUM_PORTS)
4816 +               return -EINVAL;
4817 +
4818 +       pmsr = mt7530_r32(priv, 0x3008 + (0x100 * port));
4819 +
4820 +       link->link = pmsr & 1;
4821 +       link->duplex = (pmsr >> 1) & 1;
4822 +       speed = (pmsr >> 2) & 3;
4823 +
4824 +       switch (speed) {
4825 +       case 0:
4826 +               link->speed = SWITCH_PORT_SPEED_10;
4827 +               break;
4828 +       case 1:
4829 +               link->speed = SWITCH_PORT_SPEED_100;
4830 +               break;
4831 +       case 2:
4832 +       case 3: /* forced gige speed can be 2 or 3 */
4833 +               link->speed = SWITCH_PORT_SPEED_1000;
4834 +               break;
4835 +       default:
4836 +               link->speed = SWITCH_PORT_SPEED_UNKNOWN;
4837 +               break;
4838 +       }
4839 +
4840 +       return 0;
4841 +}
4842 +
4843 +static const struct switch_attr mt7530_global[] = {
4844 +       {
4845 +               .type = SWITCH_TYPE_INT,
4846 +               .name = "enable_vlan",
4847 +               .description = "VLAN mode (1:enabled)",
4848 +               .max = 1,
4849 +               .id = MT7530_ATTR_ENABLE_VLAN,
4850 +               .get = mt7530_get_vlan_enable,
4851 +               .set = mt7530_set_vlan_enable,
4852 +       },
4853 +};
4854 +
4855 +static const struct switch_attr mt7530_port[] = {
4856 +};
4857 +
4858 +static const struct switch_attr mt7530_vlan[] = {
4859 +};
4860 +
4861 +static const struct switch_dev_ops mt7530_ops = {
4862 +       .attr_global = {
4863 +               .attr = mt7530_global,
4864 +               .n_attr = ARRAY_SIZE(mt7530_global),
4865 +       },
4866 +       .attr_port = {
4867 +               .attr = mt7530_port,
4868 +               .n_attr = ARRAY_SIZE(mt7530_port),
4869 +       },
4870 +       .attr_vlan = {
4871 +               .attr = mt7530_vlan,
4872 +               .n_attr = ARRAY_SIZE(mt7530_vlan),
4873 +       },
4874 +       .get_vlan_ports = mt7530_get_vlan_ports,
4875 +       .set_vlan_ports = mt7530_set_vlan_ports,
4876 +       .get_port_pvid = mt7530_get_port_pvid,
4877 +       .set_port_pvid = mt7530_set_port_pvid,
4878 +       .get_port_link = mt7530_get_port_link,
4879 +       .apply_config = mt7530_apply_config,
4880 +       .reset_switch = mt7530_reset_switch,
4881 +};
4882 +
4883 +int
4884 +mt7530_probe(struct device *dev, void __iomem *base, struct mii_bus *bus)
4885 +{
4886 +       struct switch_dev *swdev;
4887 +       struct mt7530_priv *mt7530;
4888 +       struct mt7530_mapping *map;
4889 +       int ret;
4890 +
4891 +       if (bus && bus->phy_map[0x1f]->phy_id != 0x1beef)
4892 +               return 0;
4893 +
4894 +       mt7530 = devm_kzalloc(dev, sizeof(struct mt7530_priv), GFP_KERNEL);
4895 +       if (!mt7530)
4896 +               return -ENOMEM;
4897 +
4898 +       mt7530->base = base;
4899 +       mt7530->bus = bus;
4900 +       mt7530->global_vlan_enable = 1;
4901 +
4902 +       swdev = &mt7530->swdev;
4903 +       swdev->name = "mt7530";
4904 +       swdev->alias = "mt7530";
4905 +       swdev->cpu_port = MT7530_CPU_PORT;
4906 +       swdev->ports = MT7530_NUM_PORTS;
4907 +       swdev->vlans = MT7530_NUM_VLANS;
4908 +       swdev->ops = &mt7530_ops;
4909 +
4910 +       ret = register_switch(swdev, NULL);
4911 +       if (ret) {
4912 +               dev_err(dev, "failed to register mt7530\n");
4913 +               return ret;
4914 +       }
4915 +
4916 +       dev_info(dev, "loaded mt7530 driver\n");
4917 +
4918 +       map = mt7530_find_mapping(dev->of_node);
4919 +       if (map)
4920 +               mt7530_apply_mapping(mt7530, map);
4921 +       mt7530_apply_config(swdev);
4922 +
4923 +       return 0;
4924 +}
4925 --- /dev/null
4926 +++ b/drivers/net/ethernet/ralink/mt7530.h
4927 @@ -0,0 +1,20 @@
4928 +/*
4929 + * This program is free software; you can redistribute it and/or
4930 + * modify it under the terms of the GNU General Public License
4931 + * as published by the Free Software Foundation; either version 2
4932 + * of the License, or (at your option) any later version.
4933 + *
4934 + * This program is distributed in the hope that it will be useful,
4935 + * but WITHOUT ANY WARRANTY; without even the implied warranty of
4936 + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
4937 + * GNU General Public License for more details.
4938 + *
4939 + * Copyright (C) 2013 John Crispin <blogic@openwrt.org>
4940 + */
4941 +
4942 +#ifndef _MT7530_H__
4943 +#define _MT7530_H__
4944 +
4945 +int mt7530_probe(struct device *dev, void __iomem *base, struct mii_bus *bus);
4946 +
4947 +#endif