ar71xx: use correct PLL configuration register bitmask for QCA956x SoC.
[openwrt.git] / target / linux / x86 / generic /
drwxr-xr-x   ..
-rw-r--r-- 5483 config-default
drwxr-xr-x - profiles
-rw-r--r-- 119 target.mk