projects
/
15.05
/
openwrt.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
|
inline
| side by side (parent:
1cd890a
)
rt2880 DT fixes
author
John Crispin
<blogic@openwrt.org>
Sat, 12 Apr 2014 21:22:00 +0000
(21:22 +0000)
committer
John Crispin
<blogic@openwrt.org>
Sat, 12 Apr 2014 21:22:00 +0000
(21:22 +0000)
* add pinctrl
* fix ethernet port
* make wifi available by default
Signed-off-by: Roman Yeryomin <roman@advem.lv>
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@40493
3c298f89
-4303-0410-b956-
a3cf2f4a3e73
target/linux/ramips/dts/rt2880.dtsi
patch
|
blob
|
history
diff --git
a/target/linux/ramips/dts/rt2880.dtsi
b/target/linux/ramips/dts/rt2880.dtsi
index
b513148
..
646cb6a
100644
(file)
--- a/
target/linux/ramips/dts/rt2880.dtsi
+++ b/
target/linux/ramips/dts/rt2880.dtsi
@@
-121,15
+121,51
@@
};
};
};
};
+ pinctrl {
+ compatible = "ralink,rt2880-pinmux";
+
+ pinctrl-names = "default";
+ pinctrl-0 = <&state_default>;
+
+ state_default: pinctrl0 {
+ sdram {
+ ralink,group = "sdram";
+ ralink,function = "sdram";
+ };
+ };
+
+ spi_pins: spi {
+ spi {
+ ralink,group = "spi";
+ ralink,function = "spi";
+ };
+ };
+
+ uartlite_pins: uartlite {
+ uart {
+ ralink,group = "uartlite";
+ ralink,function = "uartlite";
+ };
+ };
+ };
+
ethernet@400000 {
compatible = "ralink,rt2880-eth";
reg = <0x00400000 10000>;
ethernet@400000 {
compatible = "ralink,rt2880-eth";
reg = <0x00400000 10000>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+
interrupt-parent = <&cpuintc>;
interrupts = <5>;
status = "disabled";
interrupt-parent = <&cpuintc>;
interrupts = <5>;
status = "disabled";
+ port@0 {
+ compatible = "ralink,rt2880-port", "ralink,eth-port";
+ reg = <0>;
+ };
+
mdio-bus {
#address-cells = <1>;
#size-cells = <0>;
mdio-bus {
#address-cells = <1>;
#size-cells = <0>;
@@
-146,8
+182,6
@@
interrupts = <6>;
ralink,eeprom = "soc_wmac.eeprom";
interrupts = <6>;
ralink,eeprom = "soc_wmac.eeprom";
-
- status = "disabled";
};
};
};
};