projects / openwrt.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6ab984a) | patch
atheros: v3.18: remap main SoC MMR memory
authornbd <nbd@3c298f89-4303-0410-b956-a3cf2f4a3e73>
Fri, 13 Mar 2015 03:01:04 +0000 (03:01 +0000)
committernbd <nbd@3c298f89-4303-0410-b956-a3cf2f4a3e73>
Fri, 13 Mar 2015 03:01:04 +0000 (03:01 +0000)
commitac06b2f6538866aea812fc8c5f65e0cd71bf4467
tree1a536a37126988396fdd8827c5bee31aafd24cb6tree | snapshot
parent6ab984a30e3c7a2d120a68c78c4c3667988fc814commit | diff
atheros: v3.18: remap main SoC MMR memory

Honestly remap main SoC MMR mem and use accessor functions to
interact with registers. Now registers defined relatively to base
address (e.g. SDRAM controller base address).

Signed-off-by: Sergey Ryazanov <ryazanov.s.a@gmail.com>
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@44723 3c298f89-4303-0410-b956-a3cf2f4a3e73
target/linux/atheros/patches-3.18/100-board.patch diff | blob | history
target/linux/atheros/patches-3.18/102-ar5312_gpio.patch diff | blob | history
target/linux/atheros/patches-3.18/103-ar2315_gpio.patch diff | blob | history
target/linux/atheros/patches-3.18/105-ar2315_pci.patch diff | blob | history
OpenWrt main development branch