1 From 7c6525a0d5cf88f9244187fbe8ee293fa4ee43c1 Mon Sep 17 00:00:00 2001
2 From: Kumar Gala <galak@codeaurora.org>
3 Date: Mon, 12 May 2014 19:36:23 -0500
4 Subject: [PATCH 139/182] ARM: dts: msm: Add PCIe related nodes for
8 arch/arm/boot/dts/qcom-ipq8064-ap148.dts | 38 ++++++++++++
9 arch/arm/boot/dts/qcom-ipq8064.dtsi | 93 ++++++++++++++++++++++++++++++
10 2 files changed, 131 insertions(+)
12 diff --git a/arch/arm/boot/dts/qcom-ipq8064-ap148.dts b/arch/arm/boot/dts/qcom-ipq8064-ap148.dts
13 index 158a09f..11f7a77 100644
14 --- a/arch/arm/boot/dts/qcom-ipq8064-ap148.dts
15 +++ b/arch/arm/boot/dts/qcom-ipq8064-ap148.dts
20 + pcie1_pins: pcie1_pinmux {
23 + drive-strength = <2>;
28 + pcie2_pins: pcie2_pinmux {
31 + drive-strength = <2>;
38 pins = "gpio18", "gpio19", "gpio21";
46 + reset-gpio = <&qcom_pinmux 3 0>;
47 + pinctrl-0 = <&pcie1_pins>;
48 + pinctrl-names = "default";
50 + ranges = <0x00000000 0 0x00000000 0x0ff00000 0 0x00100000 /* configuration space */
51 + 0x81000000 0 0 0x0fe00000 0 0x00100000 /* downstream I/O */
52 + 0x82000000 0 0x00000000 0x08000000 0 0x07e00000>; /* non-prefetchable memory */
57 + reset-gpio = <&qcom_pinmux 48 0>;
58 + pinctrl-0 = <&pcie2_pins>;
59 + pinctrl-names = "default";
61 + ranges = <0x00000000 0 0x00000000 0x31f00000 0 0x00100000 /* configuration space */
62 + 0x81000000 0 0 0x31e00000 0 0x00100000 /* downstream I/O */
63 + 0x82000000 0 0x00000000 0x2e000000 0 0x03e00000>; /* non-prefetchable memory */
67 diff --git a/arch/arm/boot/dts/qcom-ipq8064.dtsi b/arch/arm/boot/dts/qcom-ipq8064.dtsi
68 index 244f857..42a651f 100644
69 --- a/arch/arm/boot/dts/qcom-ipq8064.dtsi
70 +++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi
73 #include "skeleton.dtsi"
74 #include <dt-bindings/clock/qcom,gcc-ipq806x.h>
75 +#include <dt-bindings/reset/qcom,gcc-ipq806x.h>
76 #include <dt-bindings/soc/qcom,gsbi.h>
85 + compatible = "qcom,pcie-ipq8064";
86 + reg = <0x1b500000 0x1000
90 + reg-names = "base", "elbi", "parf";
92 + #address-cells = <3>;
94 + device_type = "pci";
95 + interrupts = <0 35 0x0
100 + resets = <&gcc PCIE_ACLK_RESET>,
101 + <&gcc PCIE_HCLK_RESET>,
102 + <&gcc PCIE_POR_RESET>,
103 + <&gcc PCIE_PCI_RESET>,
104 + <&gcc PCIE_PHY_RESET>;
105 + reset-names = "axi", "ahb", "por", "pci", "phy";
107 + clocks = <&gcc PCIE_A_CLK>,
109 + <&gcc PCIE_PHY_CLK>;
110 + clock-names = "core", "iface", "phy";
111 + status = "disabled";
115 + compatible = "qcom,pcie-ipq8064";
116 + reg = <0x1b700000 0x1000
120 + reg-names = "base", "elbi", "parf";
122 + #address-cells = <3>;
124 + device_type = "pci";
126 + interrupts = <0 57 0x0
131 + resets = <&gcc PCIE_1_ACLK_RESET>,
132 + <&gcc PCIE_1_HCLK_RESET>,
133 + <&gcc PCIE_1_POR_RESET>,
134 + <&gcc PCIE_1_PCI_RESET>,
135 + <&gcc PCIE_1_PHY_RESET>;
136 + reset-names = "axi", "ahb", "por", "pci", "phy";
138 + clocks = <&gcc PCIE_1_A_CLK>,
139 + <&gcc PCIE_1_H_CLK>,
140 + <&gcc PCIE_1_PHY_CLK>;
141 + clock-names = "core", "iface", "phy";
142 + status = "disabled";
146 + compatible = "qcom,pcie-ipq8064";
147 + reg = <0x1b900000 0x1000
151 + reg-names = "base", "elbi", "parf";
153 + #address-cells = <3>;
155 + device_type = "pci";
157 + interrupts = <0 71 0x0
162 + resets = <&gcc PCIE_2_ACLK_RESET>,
163 + <&gcc PCIE_2_HCLK_RESET>,
164 + <&gcc PCIE_2_POR_RESET>,
165 + <&gcc PCIE_2_PCI_RESET>,
166 + <&gcc PCIE_2_PHY_RESET>;
167 + reset-names = "axi", "ahb", "por", "pci", "phy";
169 + clocks = <&gcc PCIE_2_A_CLK>,
170 + <&gcc PCIE_2_H_CLK>,
171 + <&gcc PCIE_2_PHY_CLK>;
172 + clock-names = "core", "iface", "phy";
173 + status = "disabled";