target/linux/mediatek/patches/0008-soc-Mediatek-Add-SCPSYS-power-domain-driver.patch

   1 From 04e2e2a895a95dc9e75403c2e8ea190dce9dc387 Mon Sep 17 00:00:00 2001
   2 From: Sascha Hauer <s.hauer@pengutronix.de>
   3 Date: Tue, 9 Jun 2015 10:47:01 +0200
   4 Subject: [PATCH 08/76] soc: Mediatek: Add SCPSYS power domain driver
   5
   6 This adds a power domain driver for the Mediatek SCPSYS unit.
   7
   8 The System Control Processor System (SCPSYS) has several power
   9 management related tasks in the system. The tasks include thermal
  10 measurement, dynamic voltage frequency scaling (DVFS), interrupt
  11 filter and lowlevel sleep control. The System Power Manager (SPM)
  12 inside the SCPSYS is for the MTCMOS power domain control.
  13
  14 For now this driver only adds power domain support, the more
  15 advanced features are not yet supported. The driver implements
  16 the generic PM domain device tree bindings, the first user will
  17 most likely be the Mediatek AFE audio driver.
  18
  19 Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
  20 ---
  21  drivers/soc/mediatek/Kconfig             |    9 +
  22  drivers/soc/mediatek/Makefile            |    1 +
  23  drivers/soc/mediatek/mtk-scpsys.c        |  490 ++++++++++++++++++++++++++++++
  24  include/dt-bindings/power/mt8173-power.h |   15 +
  25  4 files changed, 515 insertions(+)
  26  create mode 100644 drivers/soc/mediatek/mtk-scpsys.c
  27  create mode 100644 include/dt-bindings/power/mt8173-power.h
  28
  29 --- a/drivers/soc/mediatek/Kconfig
  30 +++ b/drivers/soc/mediatek/Kconfig
  31 @@ -19,3 +19,12 @@ config MTK_PMIC_WRAP
  32           Say yes here to add support for MediaTek PMIC Wrapper found
  33           on different MediaTek SoCs. The PMIC wrapper is a proprietary
  34           hardware to connect the PMIC.
  35 +
  36 +config MTK_SCPSYS
  37 +       bool "MediaTek SCPSYS Support"
  38 +       depends on ARCH_MEDIATEK || COMPILE_TEST
  39 +       select REGMAP
  40 +       select MTK_INFRACFG
  41 +       help
  42 +         Say yes here to add support for the MediaTek SCPSYS power domain
  43 +         driver.
  44 --- a/drivers/soc/mediatek/Makefile
  45 +++ b/drivers/soc/mediatek/Makefile
  46 @@ -1,2 +1,3 @@
  47  obj-$(CONFIG_MTK_INFRACFG) += mtk-infracfg.o
  48  obj-$(CONFIG_MTK_PMIC_WRAP) += mtk-pmic-wrap.o
  49 +obj-$(CONFIG_MTK_SCPSYS) += mtk-scpsys.o
  50 --- /dev/null
  51 +++ b/drivers/soc/mediatek/mtk-scpsys.c
  52 @@ -0,0 +1,490 @@
  53 +/*
  54 + * Copyright (c) 2015 Pengutronix, Sascha Hauer <kernel@pengutronix.de>
  55 + *
  56 + * This program is free software; you can redistribute it and/or modify
  57 + * it under the terms of the GNU General Public License version 2 as
  58 + * published by the Free Software Foundation.
  59 + *
  60 + * This program is distributed in the hope that it will be useful,
  61 + * but WITHOUT ANY WARRANTY; without even the implied warranty of
  62 + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  63 + * GNU General Public License for more details.
  64 + */
  65 +#include <linux/clk.h>
  66 +#include <linux/delay.h>
  67 +#include <linux/io.h>
  68 +#include <linux/kernel.h>
  69 +#include <linux/mfd/syscon.h>
  70 +#include <linux/of_device.h>
  71 +#include <linux/platform_device.h>
  72 +#include <linux/pm_domain.h>
  73 +#include <linux/regmap.h>
  74 +#include <linux/soc/mediatek/infracfg.h>
  75 +#include <dt-bindings/power/mt8173-power.h>
  76 +
  77 +#define SPM_VDE_PWR_CON                        0x0210
  78 +#define SPM_MFG_PWR_CON                        0x0214
  79 +#define SPM_VEN_PWR_CON                        0x0230
  80 +#define SPM_ISP_PWR_CON                        0x0238
  81 +#define SPM_DIS_PWR_CON                        0x023c
  82 +#define SPM_VEN2_PWR_CON               0x0298
  83 +#define SPM_AUDIO_PWR_CON              0x029c
  84 +#define SPM_MFG_2D_PWR_CON             0x02c0
  85 +#define SPM_MFG_ASYNC_PWR_CON          0x02c4
  86 +#define SPM_USB_PWR_CON                        0x02cc
  87 +#define SPM_PWR_STATUS                 0x060c
  88 +#define SPM_PWR_STATUS_2ND             0x0610
  89 +
  90 +#define PWR_RST_B_BIT                  BIT(0)
  91 +#define PWR_ISO_BIT                    BIT(1)
  92 +#define PWR_ON_BIT                     BIT(2)
  93 +#define PWR_ON_2ND_BIT                 BIT(3)
  94 +#define PWR_CLK_DIS_BIT                        BIT(4)
  95 +
  96 +#define PWR_STATUS_DISP                        BIT(3)
  97 +#define PWR_STATUS_MFG                 BIT(4)
  98 +#define PWR_STATUS_ISP                 BIT(5)
  99 +#define PWR_STATUS_VDEC                        BIT(7)
 100 +#define PWR_STATUS_VENC_LT             BIT(20)
 101 +#define PWR_STATUS_VENC                        BIT(21)
 102 +#define PWR_STATUS_MFG_2D              BIT(22)
 103 +#define PWR_STATUS_MFG_ASYNC           BIT(23)
 104 +#define PWR_STATUS_AUDIO               BIT(24)
 105 +#define PWR_STATUS_USB                 BIT(25)
 106 +
 107 +enum clk_id {
 108 +       MT8173_CLK_NONE,
 109 +       MT8173_CLK_MM,
 110 +       MT8173_CLK_MFG,
 111 +       MT8173_CLK_MAX = MT8173_CLK_MFG,
 112 +};
 113 +
 114 +struct scp_domain_data {
 115 +       const char *name;
 116 +       u32 sta_mask;
 117 +       int ctl_offs;
 118 +       u32 sram_pdn_bits;
 119 +       u32 sram_pdn_ack_bits;
 120 +       u32 bus_prot_mask;
 121 +       enum clk_id clk_id;
 122 +};
 123 +
 124 +static const struct scp_domain_data scp_domain_data[] __initconst = {
 125 +       [MT8173_POWER_DOMAIN_VDEC] = {
 126 +               .name = "vdec",
 127 +               .sta_mask = PWR_STATUS_VDEC,
 128 +               .ctl_offs = SPM_VDE_PWR_CON,
 129 +               .sram_pdn_bits = GENMASK(11, 8),
 130 +               .sram_pdn_ack_bits = GENMASK(12, 12),
 131 +               .clk_id = MT8173_CLK_MM,
 132 +       },
 133 +       [MT8173_POWER_DOMAIN_VENC] = {
 134 +               .name = "venc",
 135 +               .sta_mask = PWR_STATUS_VENC,
 136 +               .ctl_offs = SPM_VEN_PWR_CON,
 137 +               .sram_pdn_bits = GENMASK(11, 8),
 138 +               .sram_pdn_ack_bits = GENMASK(15, 12),
 139 +               .clk_id = MT8173_CLK_MM,
 140 +       },
 141 +       [MT8173_POWER_DOMAIN_ISP] = {
 142 +               .name = "isp",
 143 +               .sta_mask = PWR_STATUS_ISP,
 144 +               .ctl_offs = SPM_ISP_PWR_CON,
 145 +               .sram_pdn_bits = GENMASK(11, 8),
 146 +               .sram_pdn_ack_bits = GENMASK(13, 12),
 147 +               .clk_id = MT8173_CLK_MM,
 148 +       },
 149 +       [MT8173_POWER_DOMAIN_MM] = {
 150 +               .name = "mm",
 151 +               .sta_mask = PWR_STATUS_DISP,
 152 +               .ctl_offs = SPM_DIS_PWR_CON,
 153 +               .sram_pdn_bits = GENMASK(11, 8),
 154 +               .sram_pdn_ack_bits = GENMASK(12, 12),
 155 +               .clk_id = MT8173_CLK_MM,
 156 +               .bus_prot_mask = MT8173_TOP_AXI_PROT_EN_MM_M0 |
 157 +                       MT8173_TOP_AXI_PROT_EN_MM_M1,
 158 +       },
 159 +       [MT8173_POWER_DOMAIN_VENC_LT] = {
 160 +               .name = "venc_lt",
 161 +               .sta_mask = PWR_STATUS_VENC_LT,
 162 +               .ctl_offs = SPM_VEN2_PWR_CON,
 163 +               .sram_pdn_bits = GENMASK(11, 8),
 164 +               .sram_pdn_ack_bits = GENMASK(15, 12),
 165 +               .clk_id = MT8173_CLK_MM,
 166 +       },
 167 +       [MT8173_POWER_DOMAIN_AUDIO] = {
 168 +               .name = "audio",
 169 +               .sta_mask = PWR_STATUS_AUDIO,
 170 +               .ctl_offs = SPM_AUDIO_PWR_CON,
 171 +               .sram_pdn_bits = GENMASK(11, 8),
 172 +               .sram_pdn_ack_bits = GENMASK(15, 12),
 173 +               .clk_id = MT8173_CLK_NONE,
 174 +       },
 175 +       [MT8173_POWER_DOMAIN_USB] = {
 176 +               .name = "usb",
 177 +               .sta_mask = PWR_STATUS_USB,
 178 +               .ctl_offs = SPM_USB_PWR_CON,
 179 +               .sram_pdn_bits = GENMASK(11, 8),
 180 +               .sram_pdn_ack_bits = GENMASK(15, 12),
 181 +               .clk_id = MT8173_CLK_NONE,
 182 +       },
 183 +       [MT8173_POWER_DOMAIN_MFG_ASYNC] = {
 184 +               .name = "mfg_async",
 185 +               .sta_mask = PWR_STATUS_MFG_ASYNC,
 186 +               .ctl_offs = SPM_MFG_ASYNC_PWR_CON,
 187 +               .sram_pdn_bits = GENMASK(11, 8),
 188 +               .sram_pdn_ack_bits = 0,
 189 +               .clk_id = MT8173_CLK_MFG,
 190 +       },
 191 +       [MT8173_POWER_DOMAIN_MFG_2D] = {
 192 +               .name = "mfg_2d",
 193 +               .sta_mask = PWR_STATUS_MFG_2D,
 194 +               .ctl_offs = SPM_MFG_2D_PWR_CON,
 195 +               .sram_pdn_bits = GENMASK(11, 8),
 196 +               .sram_pdn_ack_bits = GENMASK(13, 12),
 197 +               .clk_id = MT8173_CLK_NONE,
 198 +       },
 199 +       [MT8173_POWER_DOMAIN_MFG] = {
 200 +               .name = "mfg",
 201 +               .sta_mask = PWR_STATUS_MFG,
 202 +               .ctl_offs = SPM_MFG_PWR_CON,
 203 +               .sram_pdn_bits = GENMASK(13, 8),
 204 +               .sram_pdn_ack_bits = GENMASK(21, 16),
 205 +               .clk_id = MT8173_CLK_NONE,
 206 +               .bus_prot_mask = MT8173_TOP_AXI_PROT_EN_MFG_S |
 207 +                       MT8173_TOP_AXI_PROT_EN_MFG_M0 |
 208 +                       MT8173_TOP_AXI_PROT_EN_MFG_M1 |
 209 +                       MT8173_TOP_AXI_PROT_EN_MFG_SNOOP_OUT,
 210 +       },
 211 +};
 212 +
 213 +#define NUM_DOMAINS    ARRAY_SIZE(scp_domain_data)
 214 +
 215 +struct scp;
 216 +
 217 +struct scp_domain {
 218 +       struct generic_pm_domain genpd;
 219 +       struct scp *scp;
 220 +       struct clk *clk;
 221 +       u32 sta_mask;
 222 +       void __iomem *ctl_addr;
 223 +       u32 sram_pdn_bits;
 224 +       u32 sram_pdn_ack_bits;
 225 +       u32 bus_prot_mask;
 226 +};
 227 +
 228 +struct scp {
 229 +       struct scp_domain domains[NUM_DOMAINS];
 230 +       struct genpd_onecell_data pd_data;
 231 +       struct device *dev;
 232 +       void __iomem *base;
 233 +       struct regmap *infracfg;
 234 +       struct clk *clk[MT8173_CLK_MAX];
 235 +};
 236 +
 237 +static int scpsys_domain_is_on(struct scp_domain *scpd)
 238 +{
 239 +       struct scp *scp = scpd->scp;
 240 +
 241 +       u32 status = readl(scp->base + SPM_PWR_STATUS) & scpd->sta_mask;
 242 +       u32 status2 = readl(scp->base + SPM_PWR_STATUS_2ND) & scpd->sta_mask;
 243 +
 244 +       /*
 245 +        * A domain is on when both status bits are set. If only one is set
 246 +        * return an error. This happens while powering up a domain
 247 +        */
 248 +
 249 +       if (status && status2)
 250 +               return true;
 251 +       if (!status && !status2)
 252 +               return false;
 253 +
 254 +       return -EINVAL;
 255 +}
 256 +
 257 +static int scpsys_power_on(struct generic_pm_domain *genpd)
 258 +{
 259 +       struct scp_domain *scpd = container_of(genpd, struct scp_domain, genpd);
 260 +       struct scp *scp = scpd->scp;
 261 +       unsigned long timeout;
 262 +       bool expired;
 263 +       void __iomem *ctl_addr = scpd->ctl_addr;
 264 +       u32 sram_pdn_ack = scpd->sram_pdn_ack_bits;
 265 +       u32 val;
 266 +       int ret;
 267 +
 268 +       if (scpd->clk) {
 269 +               ret = clk_prepare_enable(scpd->clk);
 270 +               if (ret)
 271 +                       return ret;
 272 +       }
 273 +
 274 +       val = readl(ctl_addr);
 275 +       val |= PWR_ON_BIT;
 276 +       writel(val, ctl_addr);
 277 +       val |= PWR_ON_2ND_BIT;
 278 +       writel(val, ctl_addr);
 279 +
 280 +       /* wait until PWR_ACK = 1 */
 281 +       timeout = jiffies + HZ;
 282 +       expired = false;
 283 +       while (1) {
 284 +               ret = scpsys_domain_is_on(scpd);
 285 +               if (ret > 0)
 286 +                       break;
 287 +
 288 +               if (expired) {
 289 +                       ret = -ETIMEDOUT;
 290 +                       goto out;
 291 +               }
 292 +
 293 +               cpu_relax();
 294 +
 295 +               if (time_after(jiffies, timeout))
 296 +                       expired = true;
 297 +       }
 298 +
 299 +       val &= ~PWR_CLK_DIS_BIT;
 300 +       writel(val, ctl_addr);
 301 +
 302 +       val &= ~PWR_ISO_BIT;
 303 +       writel(val, ctl_addr);
 304 +
 305 +       val |= PWR_RST_B_BIT;
 306 +       writel(val, ctl_addr);
 307 +
 308 +       val &= ~scpd->sram_pdn_bits;
 309 +       writel(val, ctl_addr);
 310 +
 311 +       /* wait until SRAM_PDN_ACK all 0 */
 312 +       timeout = jiffies + HZ;
 313 +       expired = false;
 314 +       while (sram_pdn_ack && (readl(ctl_addr) & sram_pdn_ack)) {
 315 +
 316 +               if (expired) {
 317 +                       ret = -ETIMEDOUT;
 318 +                       goto out;
 319 +               }
 320 +
 321 +               cpu_relax();
 322 +
 323 +               if (time_after(jiffies, timeout))
 324 +                       expired = true;
 325 +       }
 326 +
 327 +       if (scpd->bus_prot_mask) {
 328 +               ret = mtk_infracfg_clear_bus_protection(scp->infracfg,
 329 +                               scpd->bus_prot_mask);
 330 +               if (ret)
 331 +                       return ret;
 332 +       }
 333 +
 334 +       return 0;
 335 +out:
 336 +       dev_err(scp->dev, "Failed to power on domain %s\n", genpd->name);
 337 +
 338 +       return ret;
 339 +}
 340 +
 341 +static int scpsys_power_off(struct generic_pm_domain *genpd)
 342 +{
 343 +       struct scp_domain *scpd = container_of(genpd, struct scp_domain, genpd);
 344 +       struct scp *scp = scpd->scp;
 345 +       unsigned long timeout;
 346 +       bool expired;
 347 +       void __iomem *ctl_addr = scpd->ctl_addr;
 348 +       u32 pdn_ack = scpd->sram_pdn_ack_bits;
 349 +       u32 val;
 350 +       int ret;
 351 +
 352 +       if (scpd->bus_prot_mask) {
 353 +               ret = mtk_infracfg_set_bus_protection(scp->infracfg,
 354 +                               scpd->bus_prot_mask);
 355 +               if (ret)
 356 +                       return ret;
 357 +       }
 358 +
 359 +       val = readl(ctl_addr);
 360 +       val |= scpd->sram_pdn_bits;
 361 +       writel(val, ctl_addr);
 362 +
 363 +       /* wait until SRAM_PDN_ACK all 1 */
 364 +       timeout = jiffies + HZ;
 365 +       expired = false;
 366 +       while (pdn_ack && (readl(ctl_addr) & pdn_ack) != pdn_ack) {
 367 +               if (expired) {
 368 +                       ret = -ETIMEDOUT;
 369 +                       goto out;
 370 +               }
 371 +
 372 +               cpu_relax();
 373 +
 374 +               if (time_after(jiffies, timeout))
 375 +                       expired = true;
 376 +       }
 377 +
 378 +       val |= PWR_ISO_BIT;
 379 +       writel(val, ctl_addr);
 380 +
 381 +       val &= ~PWR_RST_B_BIT;
 382 +       writel(val, ctl_addr);
 383 +
 384 +       val |= PWR_CLK_DIS_BIT;
 385 +       writel(val, ctl_addr);
 386 +
 387 +       val &= ~PWR_ON_BIT;
 388 +       writel(val, ctl_addr);
 389 +
 390 +       val &= ~PWR_ON_2ND_BIT;
 391 +       writel(val, ctl_addr);
 392 +
 393 +       /* wait until PWR_ACK = 0 */
 394 +       timeout = jiffies + HZ;
 395 +       expired = false;
 396 +       while (1) {
 397 +               ret = scpsys_domain_is_on(scpd);
 398 +               if (ret == 0)
 399 +                       break;
 400 +
 401 +               if (expired) {
 402 +                       ret = -ETIMEDOUT;
 403 +                       goto out;
 404 +               }
 405 +
 406 +               cpu_relax();
 407 +
 408 +               if (time_after(jiffies, timeout))
 409 +                       expired = true;
 410 +       }
 411 +
 412 +       if (scpd->clk)
 413 +               clk_disable_unprepare(scpd->clk);
 414 +
 415 +       return 0;
 416 +
 417 +out:
 418 +       dev_err(scp->dev, "Failed to power off domain %s\n", genpd->name);
 419 +
 420 +       return ret;
 421 +}
 422 +
 423 +static int __init scpsys_probe(struct platform_device *pdev)
 424 +{
 425 +       struct genpd_onecell_data *pd_data;
 426 +       struct resource *res;
 427 +       int i, ret;
 428 +       struct scp *scp;
 429 +
 430 +       scp = devm_kzalloc(&pdev->dev, sizeof(*scp), GFP_KERNEL);
 431 +       if (!scp)
 432 +               return -ENOMEM;
 433 +
 434 +       scp->dev = &pdev->dev;
 435 +
 436 +       res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
 437 +       scp->base = devm_ioremap_resource(&pdev->dev, res);
 438 +       if (IS_ERR(scp->base))
 439 +               return PTR_ERR(scp->base);
 440 +
 441 +       pd_data = &scp->pd_data;
 442 +
 443 +       pd_data->domains = devm_kzalloc(&pdev->dev,
 444 +                       sizeof(*pd_data->domains) * NUM_DOMAINS, GFP_KERNEL);
 445 +       if (!pd_data->domains)
 446 +               return -ENOMEM;
 447 +
 448 +       scp->clk[MT8173_CLK_MM] = devm_clk_get(&pdev->dev, "mm");
 449 +       if (IS_ERR(scp->clk[MT8173_CLK_MM])) {
 450 +               dev_err(&pdev->dev, "Failed to get mm clk: %ld\n",
 451 +                               PTR_ERR(scp->clk[MT8173_CLK_MM]));
 452 +               return PTR_ERR(scp->clk[MT8173_CLK_MM]);
 453 +       }
 454 +
 455 +       scp->clk[MT8173_CLK_MFG] = devm_clk_get(&pdev->dev, "mfg");
 456 +       if (IS_ERR(scp->clk[MT8173_CLK_MFG])) {
 457 +               dev_err(&pdev->dev, "Failed to get mfg clk: %ld\n",
 458 +                               PTR_ERR(scp->clk[MT8173_CLK_MFG]));
 459 +               return PTR_ERR(scp->clk[MT8173_CLK_MFG]);
 460 +       }
 461 +
 462 +       scp->infracfg = syscon_regmap_lookup_by_phandle(pdev->dev.of_node,
 463 +                       "infracfg");
 464 +       if (IS_ERR(scp->infracfg)) {
 465 +               dev_err(&pdev->dev, "Cannot find infracfg controller: %ld\n",
 466 +                               PTR_ERR(scp->infracfg));
 467 +               return PTR_ERR(scp->infracfg);
 468 +       }
 469 +
 470 +       pd_data->num_domains = NUM_DOMAINS;
 471 +
 472 +       for (i = 0; i < NUM_DOMAINS; i++) {
 473 +               struct scp_domain *scpd = &scp->domains[i];
 474 +               struct generic_pm_domain *genpd = &scpd->genpd;
 475 +               const struct scp_domain_data *data = &scp_domain_data[i];
 476 +
 477 +               pd_data->domains[i] = genpd;
 478 +               scpd->scp = scp;
 479 +
 480 +               scpd->sta_mask = data->sta_mask;
 481 +               scpd->ctl_addr = scp->base + data->ctl_offs;
 482 +               scpd->sram_pdn_bits = data->sram_pdn_bits;
 483 +               scpd->sram_pdn_ack_bits = data->sram_pdn_ack_bits;
 484 +               scpd->bus_prot_mask = data->bus_prot_mask;
 485 +               if (data->clk_id != MT8173_CLK_NONE)
 486 +                       scpd->clk = scp->clk[data->clk_id];
 487 +
 488 +               genpd->name = data->name;
 489 +               genpd->power_off = scpsys_power_off;
 490 +               genpd->power_on = scpsys_power_on;
 491 +
 492 +               /*
 493 +                * Initially turn on all domains to make the domains usable
 494 +                * with !CONFIG_PM and to get the hardware in sync with the
 495 +                * software.  The unused domains will be switched off during
 496 +                * late_init time.
 497 +                */
 498 +               genpd->power_on(genpd);
 499 +
 500 +               pm_genpd_init(genpd, NULL, false);
 501 +       }
 502 +
 503 +       /*
 504 +        * We are not allowed to fail here since there is no way to unregister
 505 +        * a power domain. Once registered above we have to keep the domains
 506 +        * valid.
 507 +        */
 508 +
 509 +       ret = pm_genpd_add_subdomain(pd_data->domains[MT8173_POWER_DOMAIN_MFG_ASYNC],
 510 +               pd_data->domains[MT8173_POWER_DOMAIN_MFG_2D]);
 511 +       if (ret && IS_ENABLED(CONFIG_PM))
 512 +               dev_err(&pdev->dev, "Failed to add subdomain: %d\n", ret);
 513 +
 514 +       ret = pm_genpd_add_subdomain(pd_data->domains[MT8173_POWER_DOMAIN_MFG_2D],
 515 +               pd_data->domains[MT8173_POWER_DOMAIN_MFG]);
 516 +       if (ret && IS_ENABLED(CONFIG_PM))
 517 +               dev_err(&pdev->dev, "Failed to add subdomain: %d\n", ret);
 518 +
 519 +       ret = of_genpd_add_provider_onecell(pdev->dev.of_node, pd_data);
 520 +       if (ret)
 521 +               dev_err(&pdev->dev, "Failed to add OF provider: %d\n", ret);
 522 +
 523 +       return 0;
 524 +}
 525 +
 526 +static const struct of_device_id of_scpsys_match_tbl[] = {
 527 +       {
 528 +               .compatible = "mediatek,mt8173-scpsys",
 529 +       }, {
 530 +               /* sentinel */
 531 +       }
 532 +};
 533 +
 534 +static struct platform_driver scpsys_drv = {
 535 +       .driver = {
 536 +               .name = "mtk-scpsys",
 537 +               .owner = THIS_MODULE,
 538 +               .of_match_table = of_match_ptr(of_scpsys_match_tbl),
 539 +       },
 540 +};
 541 +
 542 +module_platform_driver_probe(scpsys_drv, scpsys_probe);
 543 --- /dev/null
 544 +++ b/include/dt-bindings/power/mt8173-power.h
 545 @@ -0,0 +1,15 @@
 546 +#ifndef _DT_BINDINGS_POWER_MT8183_POWER_H
 547 +#define _DT_BINDINGS_POWER_MT8183_POWER_H
 548 +
 549 +#define MT8173_POWER_DOMAIN_VDEC       0
 550 +#define MT8173_POWER_DOMAIN_VENC       1
 551 +#define MT8173_POWER_DOMAIN_ISP                2
 552 +#define MT8173_POWER_DOMAIN_MM         3
 553 +#define MT8173_POWER_DOMAIN_VENC_LT    4
 554 +#define MT8173_POWER_DOMAIN_AUDIO      5
 555 +#define MT8173_POWER_DOMAIN_USB                6
 556 +#define MT8173_POWER_DOMAIN_MFG_ASYNC  7
 557 +#define MT8173_POWER_DOMAIN_MFG_2D     8
 558 +#define MT8173_POWER_DOMAIN_MFG                9
 559 +
 560 +#endif /* _DT_BINDINGS_POWER_MT8183_POWER_H */