target/linux/ramips/files/arch/mips/ralink/rt305x/devices.c

   1 /*
   2  *  Ralink RT305x SoC platform device registration
   3  *
   4  *  Copyright (C) 2009-2010 Gabor Juhos <juhosg@openwrt.org>
   5  *
   6  *  This program is free software; you can redistribute it and/or modify it
   7  *  under the terms of the GNU General Public License version 2 as published
   8  *  by the Free Software Foundation.
   9  */
  10
  11 #include <linux/kernel.h>
  12 #include <linux/platform_device.h>
  13 #include <linux/err.h>
  14 #include <linux/clk.h>
  15 #include <linux/mtd/mtd.h>
  16 #include <linux/mtd/physmap.h>
  17 #include <linux/spi/spi.h>
  18 #include <linux/rt2x00_platform.h>
  19 #include <linux/delay.h>
  20 #include <linux/dma-mapping.h>
  21 #include <linux/usb/ehci_pdriver.h>
  22 #include <linux/usb/ohci_pdriver.h>
  23
  24 #include <asm/addrspace.h>
  25
  26 #include <asm/mach-ralink/rt305x.h>
  27 #include <asm/mach-ralink/rt305x_regs.h>
  28 #include "devices.h"
  29
  30 #include <ramips_eth_platform.h>
  31 #include <rt305x_esw_platform.h>
  32
  33 static struct resource rt305x_flash0_resources[] = {
  34         {
  35                 .flags  = IORESOURCE_MEM,
  36                 .start  = KSEG1ADDR(RT305X_FLASH0_BASE),
  37                 .end    = KSEG1ADDR(RT305X_FLASH0_BASE) +
  38                           RT305X_FLASH0_SIZE - 1,
  39         },
  40 };
  41
  42 struct physmap_flash_data rt305x_flash0_data;
  43 static struct platform_device rt305x_flash0_device = {
  44         .name           = "physmap-flash",
  45         .resource       = rt305x_flash0_resources,
  46         .num_resources  = ARRAY_SIZE(rt305x_flash0_resources),
  47         .dev = {
  48                 .platform_data = &rt305x_flash0_data,
  49         },
  50 };
  51
  52 static struct resource rt305x_flash1_resources[] = {
  53         {
  54                 .flags  = IORESOURCE_MEM,
  55                 .start  = KSEG1ADDR(RT305X_FLASH1_BASE),
  56                 .end    = KSEG1ADDR(RT305X_FLASH1_BASE) +
  57                           RT305X_FLASH1_SIZE - 1,
  58         },
  59 };
  60
  61 struct physmap_flash_data rt305x_flash1_data;
  62 static struct platform_device rt305x_flash1_device = {
  63         .name           = "physmap-flash",
  64         .resource       = rt305x_flash1_resources,
  65         .num_resources  = ARRAY_SIZE(rt305x_flash1_resources),
  66         .dev = {
  67                 .platform_data = &rt305x_flash1_data,
  68         },
  69 };
  70
  71 static int rt305x_flash_instance __initdata;
  72 void __init rt305x_register_flash(unsigned int id)
  73 {
  74         struct platform_device *pdev;
  75         struct physmap_flash_data *pdata;
  76         u32 t;
  77         int reg;
  78
  79         switch (id) {
  80         case 0:
  81                 pdev = &rt305x_flash0_device;
  82                 reg = MEMC_REG_FLASH_CFG0;
  83                 break;
  84         case 1:
  85                 pdev = &rt305x_flash1_device;
  86                 reg = MEMC_REG_FLASH_CFG1;
  87                 break;
  88         default:
  89                 return;
  90         }
  91
  92         t = rt305x_memc_rr(reg);
  93         t = (t >> FLASH_CFG_WIDTH_SHIFT) & FLASH_CFG_WIDTH_MASK;
  94
  95         pdata = pdev->dev.platform_data;
  96         switch (t) {
  97         case FLASH_CFG_WIDTH_8BIT:
  98                 pdata->width = 1;
  99                 break;
 100         case FLASH_CFG_WIDTH_16BIT:
 101                 pdata->width = 2;
 102                 break;
 103         case FLASH_CFG_WIDTH_32BIT:
 104                 pdata->width = 4;
 105                 break;
 106         default:
 107                 printk(KERN_ERR "RT305x: flash bank%u witdh is invalid\n", id);
 108                 return;
 109         }
 110
 111         pdev->id = rt305x_flash_instance;
 112
 113         platform_device_register(pdev);
 114         rt305x_flash_instance++;
 115 }
 116
 117 static void rt305x_fe_reset(void)
 118 {
 119         rt305x_sysc_wr(RT305X_RESET_FE, SYSC_REG_RESET_CTRL);
 120         rt305x_sysc_wr(0, SYSC_REG_RESET_CTRL);
 121 }
 122
 123 static struct resource rt305x_eth_resources[] = {
 124         {
 125                 .start  = RT305X_FE_BASE,
 126                 .end    = RT305X_FE_BASE + PAGE_SIZE - 1,
 127                 .flags  = IORESOURCE_MEM,
 128         }, {
 129                 .start  = RT305X_CPU_IRQ_FE,
 130                 .end    = RT305X_CPU_IRQ_FE,
 131                 .flags  = IORESOURCE_IRQ,
 132         },
 133 };
 134
 135 static struct ramips_eth_platform_data ramips_eth_data = {
 136         .mac = { 0x00, 0x11, 0x22, 0x33, 0x44, 0x55 },
 137         .reset_fe = rt305x_fe_reset,
 138         .min_pkt_len = 64,
 139 };
 140
 141 static struct platform_device rt305x_eth_device = {
 142         .name           = "ramips_eth",
 143         .resource       = rt305x_eth_resources,
 144         .num_resources  = ARRAY_SIZE(rt305x_eth_resources),
 145         .dev = {
 146                 .platform_data = &ramips_eth_data,
 147         }
 148 };
 149
 150 static struct resource rt305x_esw_resources[] = {
 151         {
 152                 .start  = RT305X_SWITCH_BASE,
 153                 .end    = RT305X_SWITCH_BASE + PAGE_SIZE - 1,
 154                 .flags  = IORESOURCE_MEM,
 155         },
 156 };
 157
 158 struct rt305x_esw_platform_data rt305x_esw_data = {
 159         /* All ports are LAN ports. */
 160         .vlan_config            = RT305X_ESW_VLAN_CONFIG_NONE,
 161         .reg_initval_fct2       = 0x00d6500c,
 162         /*
 163          * ext phy base addr 31, enable port 5 polling, rx/tx clock skew 1,
 164          * turbo mii off, rgmi 3.3v off
 165          * port5: disabled
 166          * port6: enabled, gige, full-duplex, rx/tx-flow-control
 167          */
 168         .reg_initval_fpa2       = 0x3f502b28,
 169 };
 170
 171 static struct platform_device rt305x_esw_device = {
 172         .name           = "rt305x-esw",
 173         .resource       = rt305x_esw_resources,
 174         .num_resources  = ARRAY_SIZE(rt305x_esw_resources),
 175         .dev = {
 176                 .platform_data = &rt305x_esw_data,
 177         }
 178 };
 179
 180 void __init rt305x_register_ethernet(void)
 181 {
 182         struct clk *clk;
 183
 184         clk = clk_get(NULL, "sys");
 185         if (IS_ERR(clk))
 186                 panic("unable to get SYS clock, err=%ld", PTR_ERR(clk));
 187
 188         ramips_eth_data.sys_freq = clk_get_rate(clk);
 189
 190         platform_device_register(&rt305x_esw_device);
 191         platform_device_register(&rt305x_eth_device);
 192 }
 193
 194 static struct resource rt305x_wifi_resources[] = {
 195         {
 196                 .start  = RT305X_WMAC_BASE,
 197                 .end    = RT305X_WMAC_BASE + 0x3FFFF,
 198                 .flags  = IORESOURCE_MEM,
 199         }, {
 200                 .start  = RT305X_CPU_IRQ_WNIC,
 201                 .end    = RT305X_CPU_IRQ_WNIC,
 202                 .flags  = IORESOURCE_IRQ,
 203         },
 204 };
 205
 206 static struct rt2x00_platform_data rt305x_wifi_data;
 207 static struct platform_device rt305x_wifi_device = {
 208         .name                   = "rt2800_wmac",
 209         .resource               = rt305x_wifi_resources,
 210         .num_resources  = ARRAY_SIZE(rt305x_wifi_resources),
 211         .dev = {
 212                 .platform_data = &rt305x_wifi_data,
 213         }
 214 };
 215
 216 void __init rt305x_register_wifi(void)
 217 {
 218         u32 t;
 219
 220         rt305x_wifi_data.eeprom_file_name = "soc_wmac.eeprom";
 221
 222         if (soc_is_rt3352() || soc_is_rt5350()) {
 223                 t = rt305x_sysc_rr(SYSC_REG_SYSTEM_CONFIG);
 224                 t &= RT3352_SYSCFG0_XTAL_SEL;
 225                 if (!t)
 226                         rt305x_wifi_data.clk_is_20mhz = 1;
 227         }
 228         platform_device_register(&rt305x_wifi_device);
 229 }
 230
 231 static struct resource rt305x_wdt_resources[] = {
 232         {
 233                 .start  = RT305X_TIMER_BASE,
 234                 .end    = RT305X_TIMER_BASE + RT305X_TIMER_SIZE - 1,
 235                 .flags  = IORESOURCE_MEM,
 236         },
 237 };
 238
 239 static struct platform_device rt305x_wdt_device = {
 240         .name           = "ramips-wdt",
 241         .id             = -1,
 242         .resource       = rt305x_wdt_resources,
 243         .num_resources  = ARRAY_SIZE(rt305x_wdt_resources),
 244 };
 245
 246 void __init rt305x_register_wdt(void)
 247 {
 248         u32 t;
 249
 250         /* enable WDT reset output on pin SRAM_CS_N */
 251         t = rt305x_sysc_rr(SYSC_REG_SYSTEM_CONFIG);
 252         t |= RT305X_SYSCFG_SRAM_CS0_MODE_WDT <<
 253              RT305X_SYSCFG_SRAM_CS0_MODE_SHIFT;
 254         rt305x_sysc_wr(t, SYSC_REG_SYSTEM_CONFIG);
 255
 256         platform_device_register(&rt305x_wdt_device);
 257 }
 258
 259 static struct resource rt305x_spi_resources[] = {
 260         {
 261                 .flags  = IORESOURCE_MEM,
 262                 .start  = RT305X_SPI_BASE,
 263                 .end    = RT305X_SPI_BASE + RT305X_SPI_SIZE - 1,
 264         },
 265 };
 266
 267 static struct platform_device rt305x_spi_device = {
 268         .name           = "ramips-spi",
 269         .id             = 0,
 270         .resource       = rt305x_spi_resources,
 271         .num_resources  = ARRAY_SIZE(rt305x_spi_resources),
 272 };
 273
 274 void __init rt305x_register_spi(struct spi_board_info *info, int n)
 275 {
 276         spi_register_board_info(info, n);
 277         platform_device_register(&rt305x_spi_device);
 278 }
 279
 280 static struct resource rt305x_dwc_otg_resources[] = {
 281         {
 282                 .start  = RT305X_OTG_BASE,
 283                 .end    = RT305X_OTG_BASE + 0x3FFFF,
 284                 .flags  = IORESOURCE_MEM,
 285         }, {
 286                 .start  = RT305X_INTC_IRQ_OTG,
 287                 .end    = RT305X_INTC_IRQ_OTG,
 288                 .flags  = IORESOURCE_IRQ,
 289         },
 290 };
 291
 292 static struct platform_device rt305x_dwc_otg_device = {
 293         .name                   = "dwc_otg",
 294         .resource               = rt305x_dwc_otg_resources,
 295         .num_resources  = ARRAY_SIZE(rt305x_dwc_otg_resources),
 296         .dev = {
 297                 .platform_data = NULL,
 298         }
 299 };
 300
 301 static atomic_t rt3352_usb_pwr_ref = ATOMIC_INIT(0);
 302
 303 static int rt3352_usb_power_on(struct platform_device *pdev)
 304 {
 305
 306         if (atomic_inc_return(&rt3352_usb_pwr_ref) == 1) {
 307                 u32 t;
 308
 309                 t = rt305x_sysc_rr(RT3352_SYSC_REG_USB_PS);
 310
 311                 /* enable clock for port0's and port1's phys */
 312                 t = rt305x_sysc_rr(RT3352_SYSC_REG_CLKCFG1);
 313                 t |= RT3352_CLKCFG1_UPHY0_CLK_EN | RT3352_CLKCFG1_UPHY1_CLK_EN;
 314                 rt305x_sysc_wr(t, RT3352_SYSC_REG_CLKCFG1);
 315                 mdelay(500);
 316
 317                 /* pull USBHOST and USBDEV out from reset */
 318                 t = rt305x_sysc_rr(RT3352_SYSC_REG_RSTCTRL);
 319                 t &= ~(RT3352_RSTCTRL_UHST | RT3352_RSTCTRL_UDEV);
 320                 rt305x_sysc_wr(t, RT3352_SYSC_REG_RSTCTRL);
 321                 mdelay(500);
 322
 323                 /* enable host mode */
 324                 t = rt305x_sysc_rr(RT3352_SYSC_REG_SYSCFG1);
 325                 t |= RT3352_SYSCFG1_USB0_HOST_MODE;
 326                 rt305x_sysc_wr(t, RT3352_SYSC_REG_SYSCFG1);
 327
 328                 t = rt305x_sysc_rr(RT3352_SYSC_REG_USB_PS);
 329         }
 330
 331         return 0;
 332 }
 333
 334 static void rt3352_usb_power_off(struct platform_device *pdev)
 335 {
 336
 337         if (atomic_dec_return(&rt3352_usb_pwr_ref) == 0) {
 338                 u32 t;
 339
 340                 /* put USBHOST and USBDEV into reset */
 341                 t = rt305x_sysc_rr(RT3352_SYSC_REG_RSTCTRL);
 342                 t |= RT3352_RSTCTRL_UHST | RT3352_RSTCTRL_UDEV;
 343                 rt305x_sysc_wr(t, RT3352_SYSC_REG_RSTCTRL);
 344                 udelay(10000);
 345
 346                 /* disable clock for port0's and port1's phys*/
 347                 t = rt305x_sysc_rr(RT3352_SYSC_REG_CLKCFG1);
 348                 t &= ~(RT3352_CLKCFG1_UPHY0_CLK_EN | RT3352_CLKCFG1_UPHY1_CLK_EN);
 349                 rt305x_sysc_wr(t, RT3352_SYSC_REG_CLKCFG1);
 350                 udelay(10000);
 351         }
 352 }
 353
 354 static struct usb_ehci_pdata rt3352_ehci_data = {
 355         .port_power_off = 1,
 356         .power_on       = rt3352_usb_power_on,
 357         .power_off      = rt3352_usb_power_off,
 358 };
 359
 360 static struct resource rt3352_ehci_resources[] = {
 361         {
 362                 .start  = RT3352_EHCI_BASE,
 363                 .end    = RT3352_EHCI_BASE + RT3352_EHCI_SIZE - 1,
 364                 .flags  = IORESOURCE_MEM,
 365         }, {
 366                 .start  = RT305X_INTC_IRQ_OTG,
 367                 .end    = RT305X_INTC_IRQ_OTG,
 368                 .flags  = IORESOURCE_IRQ,
 369         },
 370 };
 371
 372 static u64 rt3352_ehci_dmamask = DMA_BIT_MASK(32);
 373 static struct platform_device rt3352_ehci_device = {
 374         .name           = "ehci-platform",
 375         .id             = -1,
 376         .resource       = rt3352_ehci_resources,
 377         .num_resources  = ARRAY_SIZE(rt3352_ehci_resources),
 378         .dev            = {
 379                 .dma_mask               = &rt3352_ehci_dmamask,
 380                 .coherent_dma_mask      = DMA_BIT_MASK(32),
 381                 .platform_data          = &rt3352_ehci_data,
 382         },
 383 };
 384
 385 static struct resource rt3352_ohci_resources[] = {
 386         {
 387                 .start  = RT3352_OHCI_BASE,
 388                 .end    = RT3352_OHCI_BASE + RT3352_OHCI_SIZE - 1,
 389                 .flags  = IORESOURCE_MEM,
 390         }, {
 391                 .start  = RT305X_INTC_IRQ_OTG,
 392                 .end    = RT305X_INTC_IRQ_OTG,
 393                 .flags  = IORESOURCE_IRQ,
 394         },
 395 };
 396
 397 static struct usb_ohci_pdata rt3352_ohci_data = {
 398         .power_on       = rt3352_usb_power_on,
 399         .power_off      = rt3352_usb_power_off,
 400 };
 401
 402 static u64 rt3352_ohci_dmamask = DMA_BIT_MASK(32);
 403 static struct platform_device rt3352_ohci_device = {
 404         .name           = "ohci-platform",
 405         .id             = -1,
 406         .resource       = rt3352_ohci_resources,
 407         .num_resources  = ARRAY_SIZE(rt3352_ohci_resources),
 408         .dev            = {
 409                 .dma_mask               = &rt3352_ohci_dmamask,
 410                 .coherent_dma_mask      = DMA_BIT_MASK(32),
 411                 .platform_data          = &rt3352_ohci_data,
 412         },
 413 };
 414
 415 void __init rt305x_register_usb(void)
 416 {
 417         if (soc_is_rt305x() || soc_is_rt3350()) {
 418                 platform_device_register(&rt305x_dwc_otg_device);
 419         } else if (soc_is_rt3352() || soc_is_rt5350()) {
 420                 platform_device_register(&rt3352_ehci_device);
 421                 platform_device_register(&rt3352_ohci_device);
 422         } else {
 423                 BUG();
 424         }
 425 }